Renesas R5F563T6EGFM#V0
- Part No.:
- R5F563T6EGFM#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T6EGFM#V0.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,892
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T6EGFM#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed, CAN 2.0B (ISO 11898-1), and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563T6EGFM#V0 datasheet, R5F563T6EGFM#V0 pinout, R5F563T6EGFM#V0 application, or R5F563T6EGFM#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D and oscillation monitoring, integrated DPC unit for digital control loop execution, and support for simultaneous 7-channel sampling across three ADC units.
Technical Context
The R5F563T6EGFM#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for MTU3/GPT, PCLKD up to 50 MHz for S12ADB).
It features two dedicated timer subsystems: MTU3 (8 channels, 3-phase complementary PWM with automatic dead-time insertion) and GPT (8 channels, phase-shifted PWM generation with 312-ps delay accuracy), both synchronized to PCLKA. The DPC unit executes fixed-point compensator algorithms using inputs from the 10-bit ADA converter, supporting closed-loop digital power supply control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM edge delay resolution in GPT channels 0–3 |
| ADC Resources | Two 12-bit S12ADB units (4 ch × 2, 1 µs conversion @ 50 MHz PCLKD) + one 10-bit ADA unit (20 ch, 0.5 µs @ 100 MHz ADCLK) |
| PWM Capability | MTU3: 2 × 3-phase complementary PWM outputs; GPT: 4 × single-phase or 1 × 3-phase + 1 × single-phase complementary PWM with interlocking |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for compensator calculation; uses 10-bit ADC results directly for real-time loop execution |
| Communication Interfaces | USB 2.0 full-speed (12 Mbps), CAN 2.0B (32 mailboxes), 5 × SCI, 2 × RIIC, 2 × RSPI, all with DMA/DTC support |
| Memory | 512 KB on-chip flash (no wait states @ 100 MHz), 48 KB SRAM, 32 KB data flash (100,000 write cycles) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm, 0.5 mm pitch, exposed thermal pad.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | General-purpose I/O with analog input capability | Support ADC input (S12ADB/ADA), comparator input, and PWM output (MTU3/GPT) |
| P10–P17 | Dedicated MTU3 waveform output pins | Drive 3-phase inverter legs with non-overlapping complementary PWM and programmable dead time |
| P20–P23 | GPT PWM output and trigger pins | Enable precise 312-ps edge delay control for synchronous rectification or resonant LLC timing |
| P30–P33 | CAN TX/RX and USB D+/D− | Integrated CAN physical layer interface compliant with ISO 11898-1; USB 2.0 full-speed transceiver |
| VCC, AVCC0, VREFH0 | Power supply and reference rails | Separate 3.3 V digital (VCC), 4.0–5.5 V analog (AVCC0), and adjustable reference (VREFH0 = 3.0–AVCC0) for high-accuracy ADC operation |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, A/D self-diagnostic (VREFL0/VREFH0×1/2/VREFH0 generation) |
| Simultaneous Multi-Channel Sampling | Three ADC units enable true simultaneous sampling on up to 7 channels - critical for vector-controlled motor drives |
| Hardware Digital Power Control | DPC unit performs PID/compensator math in fixed-point arithmetic using 10-bit ADC inputs, freeing CPU for higher-layer tasks |
| High-Resolution PWM Timing | GPT supports 312-ps PWM edge delay (1/32 × ICLK period @ 100 MHz) for precise timing of synchronous rectifiers or gate drivers |
| Robust Peripheral Clocking | Independent clock domains (ICLK, PCLKA, PCLKD) allow MTU3/GPT to run at 100 MHz while ADC runs at optimized 50 MHz for accuracy/stability |
Applications
| Motor Inverter Control | Digital AC-DC Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial drives and EV chargers. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating 3-phase complementary PWM via MTU3, sampling current/voltage via simultaneous 7-channel ADC. Use Value: Hardware dead-time insertion and 312-ps GPT delay control eliminate shoot-through risk and enable ZVS/ZCS switching in high-frequency inverters. |
Use Scenario: Digitally controlled LLC resonant converters and active clamp forward supplies in telecom and server PSUs. IC Role / Device Role / Timing Role: Real-time digital compensator running on DPC unit; ADC samples primary-side current/voltage; GPT generates precise gate timing with sub-nanosecond edge control. Use Value: DPC offloads PID computation from CPU, enabling 100-kHz+ control loops with deterministic latency and no software jitter. |
| Solar Microinverter | Industrial PLC Analog I/O Module |
Use Scenario: Grid-tied single-phase microinverters requiring MPPT, isolation, and anti-islanding compliance. IC Role / Device Role / Timing Role: System MCU managing DC-DC boost stage (via DPC), DC-AC inversion (MTU3 PWM), grid synchronization (SCI/USB), and safety monitoring (IWDT/CRC). Use Value: Integrated IEC60730 functions (oscillation detection, A/D self-test) reduce external BOM and certification effort for Class II safety-critical systems. |
Use Scenario: High-accuracy analog input modules in modular PLCs handling 4–20 mA, thermocouple, and RTD signals. IC Role / Device Role / Timing Role: Precision signal conditioner with dual 12-bit ADCs (programmable gain amplifier, window comparator), 10-bit DAC for calibration, and USB/SCI for configuration. Use Value: Three independent sample-and-hold circuits per S12ADB unit enable simultaneous capture of multiple sensor inputs - eliminating phase skew in multi-channel acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same 100-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563T6EGFM#V0 omits CAN) | Required where CAN bus communication is needed for motor drive coordination or industrial networking | Select R5F563TEADFP#V0 when CAN 2.0B interface is mandatory; otherwise R5F563T6EGFM#V0 reduces cost and EMI footprint. |
| R5F563TBADFP#V0 | Same package and pinout, but reduced resources: 256 KB flash, 24 KB RAM, no DPC unit, no USB, no CAN | Suitable for cost-sensitive, lower-complexity digital power or motor control without real-time compensator acceleration | Choose R5F563TBADFP#V0 only if DPC, USB, and full ADC concurrency are unnecessary - avoids over-specifying for basic SMPS control. |
Compared with R5F563TEADFP#V0, R5F563T6EGFM#V0 removes CAN to simplify layout and reduce EMI, while retaining full DPC, USB, and ADC capability; versus R5F563TBADFP#V0, it doubles flash/RAM and adds DPC/USB - making it optimal for high-fidelity digital power and motor control where computational headroom and interface flexibility matter.
Availability
R5F563T6EGFM#V0 is available at Aetrix Electronics and suitable for digital power supply design, motor inverter development, and industrial analog I/O modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563T6EGFM#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563T6EGFM#V0 - was designed specifically for digital power supply control and motor inverter applications, integrating hardware accelerators (DPC), high-resolution PWM, and IEC60730-compliant safety features into a single-chip solution.
FAQ
What is the operating voltage range for R5F563T6EGFM#V0?
R5F563T6EGFM#V0 supports dual-voltage operation: digital supply VCC = 2.7–3.6 V, analog supply AVCC0 = 3.0–3.6 V or 4.0–5.5 V, and reference VREFH0 = 3.0 V to AVCC0. This allows flexible system-level power architecture - e.g., 3.3-V logic with 5-V analog sensing - without level-shifting components. The part is rated for –40°C to +85°C (D version).
Does R5F563T6EGFM#V0 include a CAN interface?
No, R5F563T6EGFM#V0 does not include the CAN module. It belongs to the "DD" variant series (CAN module not included), unlike "AD" or "BD" variants. This omission reduces pin count complexity, EMI, and cost for applications where CAN is unnecessary - such as standalone digital power supplies or isolated motor controllers using SPI/USB for host communication.
How does the Digital Power Supply Controller (DPC) in R5F563T6EGFM#V0 operate?
The DPC in R5F563T6EGFM#V0 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, Type II/III) using real-time inputs from the 10-bit ADA converter. It operates autonomously - without CPU intervention - and outputs results directly to PWM timers, enabling deterministic, jitter-free control loops at up to 100 kHz for switched-mode power supplies.
What ADC concurrency capabilities does R5F563T6EGFM#V0 support?
R5F563T6EGFM#V0 supports true simultaneous sampling across up to 7 channels by leveraging three independent ADC units: two 12-bit S12ADB units (each with three sample-and-hold circuits) and one 10-bit ADA unit. This concurrency is essential for vector-controlled motor drives and multi-sensor power supply monitoring where phase-aligned measurements prevent control instability.
Is R5F563T6EGFM#V0 supported by Renesas' debugging tools?
Yes, R5F563T6EGFM#V0 is fully supported by Renesas' E1 and E20 debug emulators via JTAG and FINE (two-wire) interfaces. It also supports on-chip programming via USB, SCI, or JTAG - enabling field firmware updates and rapid prototyping without external programmers. The device includes MPU and register write protection for secure development.
R5F563T6EGFM#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CSI, I2C, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 50
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T6EGFM#V0 FAQ
1.How can I place an order for R5F563T6EGFM#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T6EGFM#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T6EGFM#V0 reliable?
The price and inventory of R5F563T6EGFM#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T6EGFM#V0 is usually 5 days.
3.What payment methods are accepted for R5F563T6EGFM#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T6EGFM#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T6EGFM#V0?
R5F563T6EGFM#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T6EGFM#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T6EGFM#V0?
For technical support, including R5F563T6EGFM#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T6EGFM#V0 requirements.
6.How does Aetrix verify that R5F563T6EGFM#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563T6EGFM#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T6EGFM#V0 meets industry standards.
7.What is the process for return or replacement of R5F563T6EGFM#V0?
All R5F563T6EGFM#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T6EGFM#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T6EGFM#V0 part is unused and in its original packaging.
Return procedure for R5F563T6EGFM#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T6EGFM#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

