My Inquiry
My Account
Renesas R5F563TBADFA#H1
- Part No.:
- R5F563TBADFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBADFA#H1.pdf
- Description:
- RX63T 256KB/24KB 5V CAN QFP120
- Quantity:
- Payment:
- Shipping:
Inventory:3,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBADFA#H1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and MTU3/GPT timers optimized for digital power supply control in industrial inverters.
For engineers reviewing the R5F563TBADFA#H1 datasheet, R5F563TBADFA#H1 pinout, R5F563TBADFA#H1 application, or R5F563TBADFA#H1 equivalent, this page delivers verified specifications, package mapping to PLQP0120KA-A (120-pin LQFP), confirmed IEC60730-compliant features, and real-world timing-critical use cases in motor control and switched-mode power supplies.
Technical Context
The R5F563TBADFA#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and Harvard architecture with 5-stage pipeline. It integrates dedicated digital power supply controller (DPC) logic that uses 10-bit ADC measurements to compute compensatory parameters for SMPS systems.
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM and dead-time generation) and GPT (8-channel 16-bit timer with PWM delay resolution down to 312 ps at 100 MHz), both synchronized to PCLKA up to 100 MHz. The device supports simultaneous 7-channel sampling across three ADC units and includes self-diagnostic functions for IEC60730 Class B compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline and variable-length instructions |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling 165 DMIPS and 10-ns flash read access without wait states |
| Memory | 256 KB on-chip flash (no wait states), 24 KB SRAM (no wait states), 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 channels × 2 units, 3× sample-and-hold, PGA, window comparator); one 10-bit ADA ADC (20 channels, 0.5 µs conversion @ 100 MHz ADCLK) |
| PWM & Timing | MTU3: 8-channel 16-bit timer with 3-phase complementary PWM and automatic dead-time insertion; GPT: 8-channel 16-bit timer with 312-ps PWM edge delay resolution |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 full-speed (1 channel), 5× SCI, 2× RIIC, 2× RSPI, all supporting IEC60730 diagnostic triggers |
| Power & Safety | 3.3-V or 5-V operation (VCC = 4.0–5.5 V), –40°C to +85°C (D version), integrated CRC, CAC, IWDT, and A/D self-diagnostic for IEC60730 compliance |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed pad (thermal pad), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core and I/O supply pins; requires local decoupling per Renesas layout guidelines for 100-MHz operation |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for main clock; enables PLL-based 100-MHz system clock generation |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input | Drive 3-phase inverter gate drivers; support complementary PWM with hardware dead-time insertion and phase counting |
| AD00–AD07, AD10–AD19 | Analog input channels | Connect to current/voltage sensing circuits; dual S12ADB units enable simultaneous sampling on up to 7 channels |
| DA0, DA1 | Digital-to-analog outputs | Provide reference voltages or feedback signals for analog control loops in SMPS applications |
| CANH, CANL | CAN bus differential pair | ISO 11898-1 compliant physical layer interface; requires external termination and common-mode choke |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation unit using 10-bit ADC inputs to compute SMPS compensator coefficients in real time |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, frequency measurement (CAC), CRC generator, IWDT, and A/D self-diagnostic for Class B safety certification |
| High-Resolution PWM Timing | GPT supports 312-ps PWM edge delay control at 100 MHz, enabling precise dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-Channel Sampling | Three independent ADC units allow concurrent sampling on up to 7 analog inputs-critical for vector-controlled motor drives |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel, eliminating external signal-conditioning op-amps for current-sense amplification |
Applications
| Industrial Motor Drives | Digital Switched-Mode Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control of 3-phase AC induction or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via RXv1 FPU, synchronized PWM generation (MTU3/GPT), and simultaneous current/voltage sampling (S12ADB + ADA). Use Value: Eliminates need for external DSP or FPGA by integrating high-resolution PWM timing, dual ADCs with PGA, and DPC for closed-loop torque control. |
Use Scenario: Digital control of resonant LLC or phase-shifted full-bridge DC/DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Executes PID/compensator calculations in DPC unit using 10-bit ADC feedback, generates precisely timed gate drive signals with sub-nanosecond edge control. Use Value: Reduces bill-of-materials by replacing discrete analog controllers and external PWM generators while meeting IEC60730 Class B requirements. |
| Automotive Onboard Chargers (OBC) | Uninterruptible Power Supplies (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers with grid synchronization and battery management integration. IC Role / Device Role / Timing Role: Manages CAN communication with BMS, executes grid-synchronization algorithms, and controls isolated gate drivers via MTU3 complementary PWM outputs. Use Value: Single-chip solution with CAN, USB, dual ADCs, and safety diagnostics reduces system complexity and accelerates ASIL-B functional safety development. |
Use Scenario: Online double-conversion UPS systems requiring fast transfer switching, battery charge/discharge control, and line voltage regulation. IC Role / Device Role / Timing Role: Monitors AC input/output with 20-channel 10-bit ADC, regulates inverter output via GPT PWM, and logs events using on-chip data flash with background programming. Use Value: Integrated 32 KB data flash enables firmware-over-the-air updates and black-box logging without external EEPROM, improving field reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | 512 KB flash, 48 KB SRAM, same package and peripheral set; includes identical CAN, USB, ADC, and DPC blocks | Supports larger firmware images and complex control algorithms; suitable for future-proofing or feature-rich OBC designs | Select when >256 KB code space or >24 KB RAM is required; pin-compatible and drop-in upgrade path |
| R5F563TBDDFA#V0 | Same flash/RAM, package, and analog/timing peripherals-but excludes CAN module; retains USB, SCI, RSPI, and I2C | Applicable where CAN is unnecessary (e.g., standalone SMPS or non-networked motor drives), reducing cost and EMI footprint | Choose for cost-sensitive industrial power supplies without vehicle bus requirements; identical pinout and layout |
Compared with R5F563TBADFA#H1, R5F563TEADFA#V1 offers higher memory headroom for advanced control stacks, while R5F563TBDDFA#V0 removes CAN to lower BOM cost and simplify EMC design-both retain identical PWM precision, ADC performance, and IEC60730 safety features.
Availability
R5F563TBADFA#H1 is available at Aetrix Electronics and suitable for industrial motor drives, digital switched-mode power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply across extended product lifecycles.
Supply support for R5F563TBADFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TBADFA#H1-is designed specifically for high-performance digital power conversion and motor control, integrating hardware acceleration for SMPS compensation and IEC60730-compliant safety functions.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBADFA#H1?
The R5F563TBADFA#H1 operates at a maximum frequency of 100 MHz with the RXv1 32-bit CPU core, delivering 165 DMIPS. Its Harvard architecture with 5-stage pipeline and variable-length instruction set enables ultra-compact code and deterministic real-time execution critical for motor and power supply control loops.
Does the R5F563TBADFA#H1 include CAN interface support?
Yes, the R5F563TBADFA#H1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 mailboxes, supporting standard and extended frames. This capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet under the "CAN module included" option for part number R5F563TBADFA.
What analog peripherals are integrated into the R5F563TBADFA#H1?
The R5F563TBADFA#H1 integrates two independent 12-bit S12ADB ADC units (4 channels × 2, with 3× sample-and-hold, programmable gain amplifier, and window comparator), plus one 10-bit ADA ADC with 20 channels and 0.5 µs conversion time at 100 MHz ADCLK-enabling simultaneous multi-sensor acquisition for motor and power control.
Is the R5F563TBADFA#H1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TBADFA#H1 includes dedicated hardware for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator, independent watchdog timer (IWDT), and self-diagnostic functions for both 12-bit and 10-bit ADCs-fully documented in Section 1.1 and Table 1.1 of R01DS0087EJ0220.
What package type and pin count does the R5F563TBADFA#H1 use?
The R5F563TBADFA#H1 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. This is explicitly listed in Table 1.3 of the R01DS0087EJ0220 datasheet for all R5F563TBADFA variants.
R5F563TBADFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBADFA#H1 FAQ
1.How can I place an order for R5F563TBADFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBADFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBADFA#H1 reliable?
The price and inventory of R5F563TBADFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBADFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TBADFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBADFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBADFA#H1?
R5F563TBADFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBADFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBADFA#H1?
For technical support, including R5F563TBADFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBADFA#H1 requirements.
6.How does Aetrix verify that R5F563TBADFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBADFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBADFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TBADFA#H1?
All R5F563TBADFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBADFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBADFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TBADFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBADFA#H1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
