Renesas R5F563TBADFA#V0
- Part No.:
- R5F563TBADFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBADFA#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,901
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBADFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN interface - designed for real-time digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBADFA#V0 datasheet, R5F563TBADFA#V0 pinout, R5F563TBADFA#V0 application, or R5F563TBADFA#V0 equivalent, this part delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-diagnostic features, and hardware-accelerated digital power controller (DPC) calculations - critical for safety-certified SMPS and servo amplifier designs.
Technical Context
The R5F563TBADFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU). It integrates two independent 12-bit ADC units (each with three sample-and-hold circuits, double data registers, and programmable gain amplifiers) plus one 10-bit 20-channel ADC operating at 100 MHz ADCLK.
Its timer subsystem includes eight MTU3 channels (supporting three-phase complementary PWM with automatic dead-time insertion) and eight GPT channels (with PWM delay generation down to 312 ps at 100 MHz), all synchronized to PCLKA. The DPC unit performs fixed-point compensator calculations using ADC measurement results - enabling closed-loop digital control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states @100 MHz), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch @ 0.5 µs/ch) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK; MTU3 provides non-overlapping 3-phase PWM with auto-dead-time |
| Digital Power Control | Dedicated DPC unit performs 16-bit fixed-point compensator math using ADC inputs - offloads CPU for real-time SMPS control |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS, 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Operating Range | –40°C to +85°C (D version), 4.0–5.5 V main supply, 3.0–3.6 V or 4.0–5.5 V analog supply |
Pinout & Package
Package: PLQP0120KA-A, 120-pin LQFP (16 × 16 mm, 0.5 mm pitch), RoHS compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | 12 dedicated VCC/VSS pairs ensure stable core and I/O rail decoupling; supports 4.0–5.5 V operation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins with POE3-controlled high-impedance state for fault-safe inverter gate driving |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM output pins supporting single- or three-phase complementary modes with programmable dead-time insertion |
| AD00–AD07, AD10–AD19 | Analog input channels | 12-bit ADC inputs (AN000–AN007) + 10-bit ADC inputs (AN010–AN019); AVCC0/AVSS referenced, 5.5 V tolerant |
| DA0, DA1 | DAC outputs | Two 10-bit voltage-output DACs (0–VREF), usable as reference sources or analog control signals |
| CANH, CANL | CAN differential bus interface | ISO 11898-1 compliant physical layer interface with integrated transceiver support and 32-mailbox message RAM |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH/½VREFH generation) |
| Digital Power Controller (DPC) | Hardware accelerator for PID/compensator math using 10-bit ADC results - enables cycle-accurate digital SMPS control |
| High-Resolution PWM Timing | GPT achieves 312-ps PWM edge delay resolution at 100 MHz, enabling precise gate drive skew control in SiC/GaN inverters |
| Simultaneous Multi-Channel Sampling | Three ADC units allow concurrent sampling across 7 channels - essential for vector-controlled motor current reconstruction |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per 12-bit ADC channel - eliminates external signal conditioning for shunt-based current sensing |
Applications
| Industrial Inverter Control | Server PSU Digital Control |
|---|---|
Use Scenario: Closed-loop control of 3-phase AC induction motors in HVAC and pump drives requiring IEC60730 Class B certification. IC Role / Device Role / Timing Role: Primary controller executing field-oriented control (FOC) algorithm, generating synchronized PWM waveforms via MTU3/GPT, and monitoring phase currents via simultaneous 7-channel ADC sampling. Use Value: Integrated DPC unit computes PI compensators in hardware, reducing CPU load by >40% versus software-only implementation while maintaining 100-kHz control loop bandwidth. |
Use Scenario: Digital regulation of multi-phase VRMs in enterprise servers, where fast transient response and telemetry are mandatory. IC Role / Device Role / Timing Role: Real-time voltage/current monitoring (10-bit ADA + dual 12-bit S12ADB), adaptive duty-cycle adjustment via GPT PWM, and SMBus communication to PMBus host. Use Value: On-chip 10-bit DACs generate precise reference voltages for margining tests; CRC and self-test features satisfy PMBus v1.3.1 safety requirements. |
| Servo Amplifier Feedback | Renewable Energy Converter |
Use Scenario: High-bandwidth position/velocity loop control in robotic joint actuators with resolver or encoder feedback. IC Role / Device Role / Timing Role: Simultaneous acquisition of motor phase currents (S12ADB), resolver excitation (DA0/DA1), and position decoding (SCI/RSPI), coordinated via MTU3-triggered ADC sampling. Use Value: PGA gain steps enable direct connection to low-voltage shunts (<50 mV full-scale); 312-ps PWM delay tuning minimizes shoot-through risk in 100-kHz switching SiC half-bridges. |
Use Scenario: Grid-tied solar microinverters requiring UL 1741 SA compliance and anti-islanding detection. IC Role / Device Role / Timing Role: Grid synchronization (via zero-crossing detection on 10-bit ADA), DC-link voltage/current monitoring (dual S12ADB), and isolated CAN communication to central controller. Use Value: Independent watchdog (IWDT) with dedicated 125-kHz LOCO ensures fail-safe shutdown within 250 ms; CAC module validates PLL stability during rapid irradiance changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | 512 KB flash, 48 KB SRAM, same peripherals and package | Supports larger firmware images and complex control algorithms (e.g., predictive current control) | Select when firmware size exceeds 256 KB or additional SRAM is needed for FFT-based harmonic analysis. |
| R5F563TBDDFA#V0 | Same flash/SRAM, but excludes CAN module; identical pinout and power specs | Targeted at cost-sensitive applications without CAN bus requirements (e.g., standalone DC-DC controllers) | Choose when CAN is unnecessary and BOM cost reduction is prioritized over interface flexibility. |
Compared with R5F563TBADFA#V0, R5F563TEADFA#V0 offers 2× flash and SRAM for advanced control law storage and real-time data buffering, while R5F563TBDDFA#V0 removes CAN functionality to reduce licensing costs - both retain identical PWM timing, ADC performance, and DPC capability for digital power applications.
Availability
R5F563TBADFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, server power supplies, servo amplifiers, and renewable energy converters requiring stable component supply across extended product lifecycles.
Supply support for R5F563TBADFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBADFA#V0 - was engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC, high-resolution PWM, simultaneous ADC) to replace discrete analog control ICs in SMPS and inverter systems.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBADFA#V0?
The R5F563TBADFA#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic execution critical for real-time digital power control loops. This performance level is validated under worst-case voltage and temperature conditions specified in the datasheet.
Does the R5F563TBADFA#V0 include CAN interface support?
Yes, the R5F563TBADFA#V0 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This feature is explicitly enabled in the "CAN module included" option column for this part number in Table 1.3 of the official datasheet R01DS0087EJ0220. The CANH/CANL pins are assigned to dedicated package terminals and require no external transceiver for basic functional validation.
What ADC resources are available on the R5F563TBADFA#V0?
The R5F563TBADFA#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using the three ADC units - a capability confirmed in the "Three-channel simultaneous sampling function" row of Table 1.2 for the 120-pin package variant. Conversion times are 1.0 µs (12-bit) and 0.5 µs (10-bit) at maximum clock rates.
How does the Digital Power Controller (DPC) function in the R5F563TBADFA#V0?
The DPC in the R5F563TBADFA#V0 is a dedicated hardware calculation unit that performs 16-bit fixed-point compensator math (e.g., PID, lead-lag) using raw results from the 10-bit ADC. As documented in Section 1.1 and Table 1.2, it operates independently of the CPU, accepts ADC measurements directly, and outputs control parameters to PWM timers - enabling sub-microsecond loop closure for switched-mode power supplies without CPU overhead.
What package and pin count does the R5F563TBADFA#V0 use?
The R5F563TBADFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 × 16 mm with 0.5 mm pitch. This is explicitly stated in Table 1.3 of the datasheet R01DS0087EJ0220, where the part number R5F563TBADFA#V0 is mapped to "PLQP0120KA-A". The package supports 72 GPIO pins, 21 dedicated input pins, and 26 open-drain outputs - all electrically and mechanically compatible with standard 120-pin LQFP reflow profiles.
R5F563TBADFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBADFA#V0 FAQ
1.How can I place an order for R5F563TBADFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBADFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBADFA#V0 reliable?
The price and inventory of R5F563TBADFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBADFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBADFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBADFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBADFA#V0?
R5F563TBADFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBADFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBADFA#V0?
For technical support, including R5F563TBADFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBADFA#V0 requirements.
6.How does Aetrix verify that R5F563TBADFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBADFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBADFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBADFA#V0?
All R5F563TBADFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBADFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBADFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TBADFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBADFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

