Renesas R5F563TBADFA#V1
- Part No.:
- R5F563TBADFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBADFA#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBADFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN interface - designed for real-time digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBADFA#V1 datasheet, R5F563TBADFA#V1 pinout, R5F563TBADFA#V1 application, or R5F563TBADFA#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0120KA-A (120-pin LQFP), confirmed peripheral channel counts, IEC60730-compliant self-diagnostic features, and validated alternative MCUs for digital power control systems.
Technical Context
The R5F563TBADFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU) for deterministic real-time execution. It integrates dedicated Digital Power Supply Controller (DPC) hardware for robust compensator calculations using 10-bit ADC measurement data.
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit general PWM timer with sub-nanosecond PWM delay control), both synchronized to PCLKA up to 100 MHz. The device supports simultaneous 7-channel sampling across three ADC units and includes CAC for clock accuracy monitoring per IEC60730.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 1-μs 12-bit ADC conversion and 312-ps PWM edge timing resolution |
| Memory | 256 KB on-chip flash (no wait states @ 100 MHz), 24 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, 3× sample-and-hold, PGA, window comparator), one 10-bit ADA ADC (20 ch) |
| Digital Power Features | Dedicated DPC calculation unit; supports digital SMPS control using ADC inputs; includes oscillation-stop detection and CRC |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16 × 16 mm, 0.5 mm pitch); operating range –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V) and analog supply (3.0–3.6 V or 4.0–5.5 V); separate AVCC/AVSS pins ensure ADC noise isolation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels support three-phase complementary PWM output with automatic dead-time insertion for inverter gate driving |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight PWM output pins with sub-cycle delay control (312 ps @ 100 MHz) for precise phase-shifted power stage timing |
| AN000–AN007 | Analog input | Eight dedicated ADC input channels shared across S12ADB (dual-unit) and ADA (20-channel) converters; support simultaneous sampling |
| DA0, DA1 | DAC output | Two independent 10-bit voltage outputs (0–VREF) for analog feedback loop injection or reference generation |
| CANH, CANL | CAN differential bus | ISO 11898-1 compliant physical layer interface with 32 configurable mailboxes and error counters |
| USB_DP, USB_DM | USB 2.0 full-speed interface | Differential pair supporting 12 Mbps host/device operation; integrated transceiver eliminates external PHY requirement |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine optimized for PID and state-space control algorithms in SMPS designs |
| IEC60730 Compliance Support | Integrated CAC (clock accuracy check), IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH generation), and oscillation-stop detection |
| PWM Timing Precision | 312-ps PWM edge delay resolution via GPT channel 0–3, enabling fine-grained dead-time tuning for SiC/GaN gate drivers |
| ADC Simultaneous Sampling | Three independent ADC units allow concurrent sampling on up to 7 channels - critical for vector-controlled motor current reconstruction |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per S12ADB channel, eliminating external signal conditioning for shunt-based current sensing |
Applications
| Industrial Inverter Control | Motor Drive System-on-Chip |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase AC induction or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation with synchronized ADC sampling, and CAN-based command interface. Use Value: Integrated MTU3/GPT timers eliminate external PWM generators; dual S12ADB ADCs enable simultaneous current/voltage acquisition at 1-μs intervals. |
Use Scenario: Compact, cost-optimized servo drive for robotics and CNC axes requiring position, velocity, and torque control loops. IC Role / Device Role / Timing Role: Central controller managing encoder interface, current sensing, PWM output, and safety monitoring per IEC61800-5-2. Use Value: On-chip DPC accelerates digital compensator math; IEC60730 diagnostics reduce certification effort for functional safety compliance. |
| Digital SMPS Controller | Renewable Energy Converter |
Use Scenario: 1–3 kW isolated DC-DC converter for telecom or server power supplies using phase-shifted full-bridge topology. IC Role / Device Role / Timing Role: High-precision PWM timing generator, ADC-based voltage/current regulation, and digital compensator execution. Use Value: Sub-nanosecond PWM delay control enables adaptive dead-time optimization; 10-bit ADA provides fast voltage loop sampling at 2-MHz rate. |
Use Scenario: Grid-tied solar microinverter with MPPT, DC-AC inversion, and anti-islanding protection. IC Role / Device Role / Timing Role: Dual-role controller executing MPPT algorithm and grid-synchronized PWM generation with harmonic filtering. Use Value: Simultaneous 7-channel ADC sampling captures PV voltage, DC link, and three-phase currents in one cycle; USB enables firmware updates in field. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | 512 KB flash, 48 KB RAM, same peripherals and package; higher memory for complex control + communication stacks | Required when implementing dual CAN networks or embedded web server over USB | Select for future-proofing or multi-protocol gateway functionality beyond basic inverter control |
| R5F563TCADFA#V1 | 384 KB flash, 32 KB RAM, identical peripheral set and pinout; no memory or feature reduction vs. R5F563TBADFA#V1 | Suitable for mid-complexity motor drives where 256 KB flash is limiting but CAN+DPC+ADC are mandatory | Choose when balancing cost and headroom - retains all R5F563TBADFA#V1 analog/digital power features with 50% more code space |
Compared with R5F563TBADFA#V1, R5F563TEADFA#V1 offers double flash/RAM for advanced connectivity, while R5F563TCADFA#V1 provides 50% more program memory without altering peripheral capability or footprint - both maintain identical DPC, ADC, and PWM precision for digital power design continuity.
Availability
R5F563TBADFA#V1 is available at Aetrix Electronics and suitable for industrial inverters, motor drives, digital SMPS, and renewable energy converters requiring stable component supply across extended production lifecycles.
Supply support for R5F563TBADFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBADFA#V1 - was engineered specifically for high-fidelity digital power conversion and motor control, integrating hardware accelerators (DPC), precision analog (dual S12ADB), and real-time timers (MTU3/GPT) into a single-chip solution.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBADFA#V1?
The R5F563TBADFA#V1 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core with single-precision IEEE-754 FPU. Its 5-stage pipeline, variable-length instructions, and on-chip multiplier/divider enable deterministic real-time execution essential for digital power control loops. This performance level is confirmed in Renesas document R01DS0087EJ0220 Rev.2.20.
Does the R5F563TBADFA#V1 include CAN interface support?
Yes, the R5F563TBADFA#V1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This is explicitly stated in Table 1.3 of the RX63T datasheet (R01DS0087EJ0220), where R5F563TBADFA#V1 is listed under "CAN module included" for the 120-pin PLQP0120KA-A package.
What ADC resources are available on the R5F563TBADFA#V1?
The R5F563TBADFA#V1 integrates two 12-bit S12ADB ADC units (4 channels × 2, with 3× sample-and-hold, PGA, and window comparators) and one 10-bit ADA ADC (20 channels). It supports simultaneous sampling across up to 7 channels - a capability verified in Section 1.1 and Table 1.2 of R01DS0087EJ0220 - making it suitable for vector-controlled motor current reconstruction.
Is the R5F563TBADFA#V1 qualified for IEC60730 safety compliance?
Yes, the R5F563TBADFA#V1 includes multiple hardware features required for Class B IEC60730 compliance: oscillation-stop detection, clock accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated LOCO, CRC calculator, and ADC self-diagnostic function that internally generates VREFL0, VREFH0×1/2, and VREFH0 reference voltages - all documented in the Features section and Table 1.1 of R01DS0087EJ0220.
What is the package type and pin count of the R5F563TBADFA#V1?
The R5F563TBADFA#V1 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 (List of Products) and Package section (Page 8) of the official RX63T datasheet R01DS0087EJ0220 Rev.2.20, where R5F563TBADFA#V1 is explicitly assigned to the PLQP0120KA-A footprint.
R5F563TBADFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBADFA#V1 FAQ
1.How can I place an order for R5F563TBADFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBADFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBADFA#V1 reliable?
The price and inventory of R5F563TBADFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBADFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBADFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBADFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBADFA#V1?
R5F563TBADFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBADFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBADFA#V1?
For technical support, including R5F563TBADFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBADFA#V1 requirements.
6.How does Aetrix verify that R5F563TBADFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBADFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBADFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBADFA#V1?
All R5F563TBADFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBADFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBADFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TBADFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBADFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

