Renesas R5F563TBADFP#V0
- Part No.:
- R5F563TBADFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBADFP#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,673
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBADFP#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-based digital power supply controller (DPC) - designed for real-time motor control and switched-mode power supply applications.
For engineers reviewing the R5F563TBADFP#V0 datasheet, R5F563TBADFP#V0 pinout, R5F563TBADFP#V0 application, or R5F563TBADFP#V0 equivalent, this device delivers deterministic PWM timing (312-ps resolution), simultaneous 7-channel ADC sampling, IEC60730-compliant self-diagnostic features, and dedicated hardware acceleration for digital power control loops - critical for industrial inverters, UPS systems, and high-efficiency AC/DC converters.
Technical Context
The R5F563TBADFP#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. Its clock system integrates PLL, LOCO oscillators, and CAC for frequency accuracy measurement of main, PLL, and IWDT clocks.
It features dual timer subsystems: MTU3 (8-channel 16-bit) supporting three-phase complementary PWM with automatic dead-time insertion, and GPT (8-channel 16-bit) with PWM delay generation (312 ps resolution at 100 MHz) and interlocking with analog comparators - both optimized for motor phase control and power stage synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Dual S12ADB units (4 ch × 2, 12-bit, 1 µs @ 50 MHz ADCLK), ADA (20 ch, 10-bit, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK; MTU3 enables non-overlapping 3-phase waveforms |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Power & Temp | 4.0–5.5 V operation (VCC/PLLVCC), –40°C to +85°C (D version), LQFP-100 package (PLQP0100KB-A) |
| Digital Power Control | Dedicated DPC unit for fixed-point compensator calculations in SMPS; uses ADA results directly |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply and ground | 100-pin layout includes 8 dedicated VCC/VSS pairs for noise isolation in mixed-signal operation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Support complementary PWM output with POE3-controlled high-impedance state for fault protection |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Enable precise 3-phase + 1-phase complementary PWM with software-configurable dead time |
| AD00–AD19 | Analog input channels | 20 pins mapped to ADA; 8 pins (AN000–AN007) shared with S12ADB for flexible sensor routing |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage outputs referenced to VREF; used for analog feedback injection or reference biasing |
| CANH, CANL | CAN bus differential pair | Integrated CAN physical layer interface compliant with ISO 11898-1; requires external termination |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | On-die transceiver supports 12 Mbps; internal pull-up enables device enumeration without external components |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnostic, and frequency measurement circuit built-in |
| Simultaneous Multi-Channel Sampling | Three ADC units enable synchronized sampling across 7 channels - essential for vector-controlled motor drives |
| Hardware Digital Power Controller (DPC) | Fixed-point calculation engine accelerates PID/compensator math using raw 10-bit ADC results - no CPU overhead |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per S12ADB channel; eliminates external signal conditioning for current sensing |
| Window Comparator | Three independent comparators per S12ADB unit detect overcurrent/overvoltage thresholds with interrupt capability |
Applications
| Industrial Motor Drives | Uninterruptible Power Supplies (UPS) |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via FPU, synchronized PWM generation (MTU3/GPT), and current/voltage sensing via simultaneous 7-channel ADC sampling. Use Value: Eliminates need for external DSP or gate driver ICs; 312-ps PWM delay tuning enables precise dead-time compensation to reduce shoot-through risk. |
Use Scenario: Digital control of bidirectional DC/AC and AC/DC conversion stages in online double-conversion UPS systems. IC Role / Device Role / Timing Role: DPC unit computes voltage-loop compensators; CAN handles system-level communication; USB enables firmware updates and diagnostics. Use Value: Integrated DPC + 10-bit 20-channel ADC reduces BOM count and improves loop stability vs. discrete analog solutions. |
| Switched-Mode Power Supplies (SMPS) | Grid-Tied Solar Inverters |
Use Scenario: High-efficiency LLC resonant and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Hardware-accelerated digital control (DPC), isolated gate drive timing (GPT), and fast analog monitoring (S12ADB + PGA). Use Value: 100-MHz PWM timing and direct ADC-to-DPC data path achieve <1 µs control loop latency - critical for dynamic load response. |
Use Scenario: MPPT and grid-synchronization control in single-phase residential solar inverters with anti-islanding protection. IC Role / Device Role / Timing Role: Simultaneous sampling of DC-link voltage, AC output current, and grid voltage; USB/CAN for remote monitoring; CRC/IWDT for safety compliance. Use Value: Dual ADC architecture enables Class I harmonic analysis per IEC 61000-3-2; built-in IEC60730 features reduce certification effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | 512 KB flash, 48 KB RAM, same peripherals and package | Required for larger firmware images or complex control algorithms with extensive lookup tables | Select when >256 KB code space or >24 KB RAM is needed for real-time control buffers and safety stacks |
| R5F563TCADFP#V0 | 384 KB flash, 32 KB RAM, identical peripheral set and package | Mid-tier balance for cost-sensitive industrial drives requiring moderate code size and enhanced RAM for diagnostics | Choose for applications needing more RAM than R5F563TBADFP#V0 but less flash than R5F563TEADFP#V0 |
Compared with R5F563TEADFP#V0 and R5F563TCADFP#V0, the R5F563TBADFP#V0 provides optimal cost-performance trade-off for mid-complexity digital power and motor control - delivering full peripheral functionality (CAN, USB, DPC, dual ADC) in the smallest memory configuration validated for IEC60730 Class B compliance.
Availability
R5F563TBADFP#V0 is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, switched-mode power supplies, and grid-tied solar inverters requiring stable component supply, long-term lifecycle support, and automotive-grade traceability.
Supply support for R5F563TBADFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBADFP#V0 - was engineered specifically for real-time digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) into a single-chip solution.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBADFP#V0?
The R5F563TBADFP#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. This performance level enables real-time execution of field-oriented control (FOC) algorithms and digital power supply compensators without external co-processors. The R5F563TBADFP#V0 achieves deterministic timing through its 5-stage pipeline and zero-wait-state memory access.
Does the R5F563TBADFP#V0 include CAN interface support?
Yes, the R5F563TBADFP#V0 includes a fully compliant CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frames. It operates at up to 1 Mbps and integrates message filtering, FIFO buffering, and automatic retransmission - making it suitable for industrial automation networks and distributed power system communication. The R5F563TBADFP#V0's CAN peripheral is pin-compatible across the RX63T family in the 100-pin LQFP package.
What ADC resources are available on the R5F563TBADFP#V0?
The R5F563TBADFP#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time). These support simultaneous sampling across up to 7 channels - critical for torque ripple reduction in motor control. All ADCs include self-diagnostic functions required for IEC60730 Class B certification. The R5F563TBADFP#V0 routes these resources through dedicated analog I/O pins with 5-V tolerant digital I/O capability.
How does the Digital Power Supply Controller (DPC) function in the R5F563TBADFP#V0?
The DPC in the R5F563TBADFP#V0 is a dedicated fixed-point calculation engine that performs compensator math (e.g., PID, lead-lag) for switched-mode power supplies using raw results from the 10-bit ADA. It operates autonomously with minimal CPU intervention, accepts ADC data directly, and outputs control values to PWM timers - achieving sub-microsecond loop latency. This hardware acceleration is unique to the RX63T Group and is explicitly supported in the R5F563TBADFP#V0's silicon revision per Renesas documentation R01DS0087EJ0220.
What package and temperature grade does the R5F563TBADFP#V0 use?
The R5F563TBADFP#V0 is supplied in a 100-pin LQFP package (PLQP0100KB-A, 14 × 14 mm, 0.5 mm pitch) and is rated for industrial temperature range: –40°C to +85°C (D version). This package provides full access to all peripherals - including CAN, USB, dual ADC banks, and 16-bit timers - while maintaining compatibility with standard PCB assembly processes. The R5F563TBADFP#V0's thermal design supports continuous operation at 100 MHz under full peripheral load within this range.
R5F563TBADFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBADFP#V0 FAQ
1.How can I place an order for R5F563TBADFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBADFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBADFP#V0 reliable?
The price and inventory of R5F563TBADFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBADFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBADFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBADFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBADFP#V0?
R5F563TBADFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBADFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBADFP#V0?
For technical support, including R5F563TBADFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBADFP#V0 requirements.
6.How does Aetrix verify that R5F563TBADFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBADFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBADFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBADFP#V0?
All R5F563TBADFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBADFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBADFP#V0 part is unused and in its original packaging.
Return procedure for R5F563TBADFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBADFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

