Renesas R5F563TBADFP#V1
- Part No.:
- R5F563TBADFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBADFP#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,499
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBADFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, and dual 12-bit ADCs with programmable gain amplifiers-designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBADFP#V1 datasheet, R5F563TBADFP#V1 pinout, R5F563TBADFP#V1 application, or R5F563TBADFP#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (10 × 10 mm, 0.5 mm pitch), confirmed CAN interface support, PWM delay resolution of 312 ps, and IEC60730-compliant self-diagnostic features.
Technical Context
The R5F563TBADFP#V1 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU-enabling 165 DMIPS at 100 MHz. It integrates MTU3 and GPT timers supporting three-phase complementary PWM with hardware dead-time insertion and automatic phase-shift synchronization.
Its analog subsystem includes two independent 12-bit S12ADB units (8 channels total) with simultaneous 7-channel sampling, sample-and-hold circuits, window comparators, and self-diagnostic voltage generation (VREFL0, VREFH0×1/2, VREFH0). The 10-bit ADA converter provides 20-channel, 100-MHz-clock operation with 0.5 µs conversion time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time digital power control loops with sub-microsecond latency. |
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS performance, and IEEE-754 FPU for floating-point math in control algorithms. |
| Memory | 256 KB on-chip flash (no wait states at 100 MHz), 24 KB SRAM, 32 KB data flash (100,000 write cycles). |
| Analog Peripherals | Dual 12-bit S12ADB (8 channels, 3-sample-and-hold per unit), one 10-bit ADA (20 channels, 0.5 µs conversion), 2×10-bit DAC outputs. |
| PWM & Timing | MTU3 (8 channels) + GPT (4 channels) supporting three-phase complementary PWM with hardware dead-time, 312-ps PWM delay resolution. |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 FS (12 Mbps), 5×SCI, 2×I²C, 2×RSPI, all with DMA/DTC support. |
| IEC60730 Compliance | Built-in oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, A/D self-diagnostic, and frequency measurement circuit (CAC). |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V or 4.0–5.5 V). |
| XTAL / EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for precise clock source; PLL generates 100 MHz system clock. |
| MTIOC0A / MTIOC0B | MTU3 channel 0 complementary PWM output | Hardware-generated non-overlapping gate drive signals for 3-phase inverter legs with configurable dead time. |
| ADTRG0 / ADTRG1 | A/D conversion trigger inputs | Accept external or timer-synchronized triggers to initiate simultaneous sampling across up to 7 ADC channels. |
| CAN_TX / CAN_RX | CAN bus differential signal pair | ISO 11898-1 compliant physical layer interface with built-in transceiver support and 32 mailbox FIFO. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated USB Device Controller (UDC) with 2 KB on-chip RAM buffer; supports self- and bus-powered modes. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation unit optimized for switched-mode power supply compensator design, using raw 10-bit ADC results. |
| Simultaneous Multi-Channel Sampling | Three independent ADC units enable synchronized sampling across 7 channels-critical for vector-controlled motor drives. |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.333×) per channel in S12ADB units, eliminating external signal conditioning for current sensing. |
| Hardware PWM Delay Control | 312-ps timing resolution on GPT PWM outputs allows precise gate driver skew compensation in high-frequency SiC/GaN inverters. |
| IEC60730 Safety Functions | On-chip CAC measures clock accuracy, IWDT uses dedicated 125-kHz LOCO, and A/D self-test generates internal reference voltages. |
Applications
| Industrial Motor Drives | Digital AC-DC Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM waveform generation, and synchronous current/voltage sampling via dual S12ADB units. Use Value: Hardware-accelerated MTU3/GPT timers eliminate CPU overhead for dead-time insertion and phase-shifted PWM, enabling >20 kHz switching frequencies. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using DPC unit, 10-bit ADA for fast voltage/current feedback, and USB for firmware updates. Use Value: Integrated DPC reduces external component count and enables adaptive loop compensation without external DSP or FPGA. |
| Solar Microinverters | Uninterruptible Power Supplies (UPS) |
Use Scenario: Grid-tied solar microinverter with MPPT, anti-islanding, and harmonic mitigation. IC Role / Device Role / Timing Role: Dual ADC sampling for DC input and AC output, CAN for string-level monitoring, and USB for commissioning. Use Value: Simultaneous 7-channel sampling captures voltage/current waveforms across multiple phases for real-time harmonic analysis. |
Use Scenario: Online double-conversion UPS with battery management, line-interactive regulation, and communication to building BMS. IC Role / Device Role / Timing Role: High-speed 10-bit ADA monitors battery voltage/current; CAN handles BMS communication; GPT manages transfer switch timing. Use Value: Independent watchdog (IWDT) with dedicated LOCO ensures fail-safe shutdown during brownout or software hang conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 512 KB flash, 48 KB SRAM, same package and peripheral set; adds 16 KB data flash vs. 32 KB in R5F563TBADFP#V1. | Required for larger firmware images or extended data logging in UPS systems. | Select when firmware size exceeds 256 KB or additional SRAM is needed for complex communication stacks. |
| R5F563TCADFP#V1 | 384 KB flash, 32 KB SRAM, identical analog/peripheral configuration and pinout; lacks DPC unit and PGA support. | Suitable for motor control without digital power supply functions, e.g., fans or basic pumps. | Choose for cost-sensitive designs where DPC and high-gain PGA are unnecessary. |
Compared with R5F563TEADFP#V1, R5F563TBADFP#V1 trades flash/SRAM capacity for lower BOM cost while retaining full IEC60730 safety features; versus R5F563TCADFP#V1, it adds DPC and PGA-making it uniquely suited for digitally controlled SMPS and servo drives.
Availability
R5F563TBADFP#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, solar microinverters, and uninterruptible power supplies requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TBADFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group-including R5F563TBADFP#V1-is engineered specifically for digital power conversion and motor control, integrating high-precision analog, deterministic PWM, and functional safety features aligned with IEC60730 Class B requirements.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBADFP#V1?
The R5F563TBADFP#V1 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS using its 32-bit RXv1 CPU core with IEEE-754 single-precision FPU. This performance enables real-time execution of complex digital power control algorithms and field-oriented motor control without external co-processors.
Does the R5F563TBADFP#V1 include CAN interface support, and what version is implemented?
Yes, the R5F563TBADFP#V1 includes a CAN 2.0B-compliant module (ISO 11898-1) with 32 dedicated mailboxes. It supports both standard and extended frames, and is fully integrated into the RX63T Group's peripheral set-confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet for all "ADFP" package variants with "T" or "E" prefix.
What analog capabilities does the R5F563TBADFP#V1 provide for motor current sensing?
The R5F563TBADFP#V1 provides dual 12-bit S12ADB units (8 total channels) with three sample-and-hold circuits per unit, programmable gain amplifiers (11-step gain up to 13.333×), and window comparators-enabling direct high-resolution current sensing without external op-amps or isolators in three-shunt or single-shunt motor drive topologies.
Is the R5F563TBADFP#V1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TBADFP#V1 includes hardware features required for IEC60730 Class B: oscillation-stop detection, frequency measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, CRC calculator, and A/D self-diagnostic function generating VREFL0, VREFH0×1/2, and VREFH0 reference voltages.
What is the package type and pin count of the R5F563TBADFP#V1?
The R5F563TBADFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 × 14 mm with 0.5 mm pitch. This package is explicitly listed in Table 1.3 of the R01DS0087EJ0220 datasheet for all "ADFP" suffix variants, including R5F563TBADFP#V1.
R5F563TBADFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBADFP#V1 FAQ
1.How can I place an order for R5F563TBADFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBADFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBADFP#V1 reliable?
The price and inventory of R5F563TBADFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBADFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBADFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBADFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBADFP#V1?
R5F563TBADFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBADFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBADFP#V1?
For technical support, including R5F563TBADFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBADFP#V1 requirements.
6.How does Aetrix verify that R5F563TBADFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBADFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBADFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBADFP#V1?
All R5F563TBADFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBADFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBADFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TBADFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBADFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

