Renesas R5F563TBAGFH#V1
- Part No.:
- R5F563TBAGFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TBAGFH#V1.pdf
- Description:
- 32BIT MCU RX63T LQFP112 -40/+105
- Quantity:
- Payment:

- Shipping:

Inventory:2,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBAGFH#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +105°C and targets industrial inverters and switched-mode power supplies.
For engineers reviewing the R5F563TBAGFH#V1 datasheet, R5F563TBAGFH#V1 pinout, R5F563TBAGFH#V1 application, or R5F563TBAGFH#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), integrated DPC calculation unit for digital SMPS control, simultaneous 7-channel ADC sampling capability, and support for IEC 60730 safety compliance via self-diagnostic A/D, oscillation-stop detection, and CRC.
Technical Context
The R5F563TBAGFH#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT operation and 50-MHz peripheral bus timing.
It features dedicated hardware acceleration for digital power control: the DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC measurements, while MTU3 and GPT deliver three-phase complementary PWM with automatic dead-time insertion and sub-nanosecond edge delay tuning - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM edge delay resolution |
| ADC Resources | Two 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA (20 ch); supports simultaneous 7-channel sampling |
| PWM Capability | MTU3: 2× three-phase complementary PWM; GPT: 4× single-phase or 1× three-phase + 1× single-phase; all with hardware dead-time control |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator calculations using real-time ADC inputs |
| Communication Interfaces | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus |
| Memory | 256 KB on-chip flash (no wait states @ 100 MHz), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
Pinout & Package
R5F563TBAGFH#V1 is housed in a 112-pin LQFP package (PLQP0112JA-A, 20 × 20 mm, 0.65 mm pitch) with 69 GPIO pins (including 21 inputs and 20 open-drain outputs), 5-V tolerant on 39 pins, and dedicated analog/USB/CAN/oscillator pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate digital (VCC/VSS) and analog (AVCC/AVSS) rails; supports 4.0–5.5 V operation |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables precise clock generation for USB and CAN timing |
| USB_DP, USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) interface with integrated transceiver; requires no external PHY |
| CAN_TX, CAN_RX | CAN 2.0B physical layer interface | Direct connection to external CAN transceiver; supports ISO 11898-1 standard frame and extended frame |
| AD00–AD07 | Analog input channels | Eight dedicated pins for 12-bit S12ADB; support simultaneous sampling across up to 7 channels |
| DA00, DA01 | Digital-to-analog converter outputs | Two 10-bit voltage outputs (0 V to VREF); used for reference generation or feedback loop injection |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input capture | 16 dedicated pins for complementary PWM, phase counting, and input capture; support three-phase inverter gate drive |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time SMPS compensator updates using 10-bit ADC results |
| IEC 60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, and frequency measurement circuit |
| Precision PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz - critical for high-frequency resonant converters and synchronous rectification |
| Simultaneous Multi-Channel Sampling | Three independent ADC units enable concurrent sampling of up to 7 analog signals (e.g., phase currents, DC bus, temperature) |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel in S12ADB; eliminates need for external signal conditioning in current-sense paths |
| Hardware Interlocking | GPT PWM outputs can be interlocked with comparator detection events to trigger immediate fault shutdown without CPU involvement |
Applications
| Industrial Motor Drive | Digital Switch-Mode Power Supply |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, generation of three-phase complementary PWM with dead-time compensation, and simultaneous sampling of motor phase currents and DC bus voltage. Use Value: Hardware-accelerated MTU3/GPT eliminates CPU load during PWM generation, while dual S12ADB units enable synchronized current sensing for torque ripple reduction. |
Use Scenario: Digitally controlled AC-DC or DC-DC power supplies meeting 80 PLUS Titanium efficiency standards. IC Role / Device Role / Timing Role: Execution of digital PID/compensator algorithms via DPC unit, precise 100-MHz PWM timing for GaN/SiC gate driving, and real-time monitoring of output voltage/current/temperature. Use Value: Integrated DPC reduces firmware development effort and improves loop stability; 312-ps PWM delay control enables optimal zero-voltage switching timing calibration. |
| Uninterruptible Power Supply (UPS) | Renewable Energy Inverter |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer between utility and battery modes with active power factor correction. IC Role / Device Role / Timing Role: Dual-role controller managing PFC stage and inverter stage, coordinating CAN-based system communication, and performing safety-critical diagnostics per IEC 62040-1. Use Value: Built-in IEC 60730 compliance features (CRC, self-test A/D, IWDT) reduce certification effort; USB interface enables field firmware updates without hardware rework. |
Use Scenario: Grid-tied solar microinverters requiring high-efficiency MPPT tracking and anti-islanding protection. IC Role / Device Role / Timing Role: High-speed ADC sampling for rapid MPPT algorithm convergence, precise PWM modulation for transformerless inverter topologies, and CAN-based grid communication. Use Value: Simultaneous 7-channel sampling accelerates MPPT iteration; 10-bit 20-channel ADC provides headroom for auxiliary sensor monitoring (e.g., irradiance, module temp). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEAGFH#V1 | 512 KB flash, 48 KB RAM, same package and peripherals; adds 128 KB extra ROM space for bootloader and safety library | Better suited for complex safety-certified designs requiring dual-core lockstep emulation or ASIL-B decomposition | Select when larger code footprint or enhanced functional safety partitioning is required |
| R5F563TBADFP#V1 | 100-pin LQFP (PLQP0100KB-A), 256 KB flash, 24 KB RAM; lacks CAN module and one RIIC channel | Targeted at cost-sensitive, space-constrained digital power applications without CAN networking needs | Select when CAN is unnecessary and PCB area reduction is prioritized over peripheral count |
Compared with R5F563TEAGFH#V1, the R5F563TBAGFH#V1 offers identical DPC, PWM, and ADC capabilities at lower memory cost - ideal for production-optimized digital power designs. Against R5F563TBADFP#V1, it delivers full CAN connectivity and expanded I/O in a larger 112-pin package, supporting more complex motor control topologies.
Availability
R5F563TBAGFH#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, uninterruptible power systems, and renewable energy inverters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F563TBAGFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63T Group, including R5F563TBAGFH#V1, was designed specifically for digital power conversion and motor control applications - integrating hardware accelerators like DPC, precision PWM, and safety-critical peripherals to replace discrete DSP+FPGA combinations.
FAQ
What is the operating temperature range supported by the R5F563TBAGFH#V1?
The R5F563TBAGFH#V1 is rated for operation from –40°C to +105°C (G version). This extended temperature range ensures reliable performance in demanding industrial environments such as motor drive cabinets and outdoor power conversion systems. The device includes built-in low-voltage detection and thermal monitoring features to support safe operation across this full range. All specifications in the R5F563TBAGFH#V1 datasheet are validated within this temperature envelope.
Does the R5F563TBAGFH#V1 include a CAN interface, and what protocol does it support?
Yes, the R5F563TBAGFH#V1 includes a fully integrated CAN module compliant with ISO 11898-1, supporting both standard (11-bit) and extended (29-bit) frame formats. It provides 32 configurable mailboxes for flexible message filtering and prioritization. The CAN peripheral operates independently of the CPU core, enabling deterministic real-time communication in distributed motor control and power system architectures. This functionality is confirmed in the R5F563TBAGFH#V1 product listing and functional comparison tables.
How does the Digital Power Supply Controller (DPC) in the R5F563TBAGFH#V1 accelerate SMPS design?
The DPC in the R5F563TBAGFH#V1 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, Type III) using real-time inputs from the 10-bit ADC. It offloads the CPU, enabling deterministic loop execution at up to 100 kHz without firmware overhead. The R5F563TBAGFH#V1 DPC supports coefficient storage, accumulator chaining, and saturation handling - directly addressing the computational bottlenecks in digitally controlled GaN/SiC power supplies.
What ADC resources are available on the R5F563TBAGFH#V1, and how are they configured?
The R5F563TBAGFH#V1 integrates two independent 12-bit S12ADB units (4 channels each) and one 10-bit ADA unit (20 channels). The S12ADB units support simultaneous sampling across up to 7 channels using shared and dedicated sample-and-hold circuits, while the ADA provides high-speed acquisition for auxiliary sensors. Each S12ADB channel includes a programmable gain amplifier (11-step range) and window comparator - all confirmed in the R5F563TBAGFH#V1 datasheet's peripheral specification tables.
Is the R5F563TBAGFH#V1 pin-compatible with other RX63T group MCUs in the same package?
Yes, the R5F563TBAGFH#V1 uses the PLQP0112JA-A 112-pin LQFP package and shares identical pinout and electrical characteristics with other RX63T devices in that package variant (e.g., R5F563TEAGFH#V1, R5F563TCAGFH#V1). This allows direct substitution within the same footprint when scaling flash/RAM requirements or enabling/disabling optional peripherals like CAN - provided the target application firmware accommodates the specific memory and peripheral configuration of the R5F563TBAGFH#V1.
R5F563TBAGFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBAGFH#V1 FAQ
1.How can I place an order for R5F563TBAGFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBAGFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBAGFH#V1 reliable?
The price and inventory of R5F563TBAGFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBAGFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBAGFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBAGFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBAGFH#V1?
R5F563TBAGFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBAGFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBAGFH#V1?
For technical support, including R5F563TBAGFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBAGFH#V1 requirements.
6.How does Aetrix verify that R5F563TBAGFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBAGFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBAGFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBAGFH#V1?
All R5F563TBAGFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBAGFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBAGFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TBAGFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBAGFH#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

