Renesas R5F563TBAGFP#X1
- Part No.:
- R5F563TBAGFP#X1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBAGFP#X1.pdf
- Description:
- 32BIT MCU RX63T 256K LFQFP100 -4
- Quantity:
- Payment:

- Shipping:

Inventory:1,318
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBAGFP#X1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and dedicated Digital Power Supply Controller (DPC) hardware. The device supports simultaneous 7-channel sampling and delivers 165 DMIPS with IEEE-754 single-precision FPU - deployed in industrial UPS, solar inverters, and servo drives.
For engineers reviewing the R5F563TBAGFP#X1 datasheet, R5F563TBAGFP#X1 pinout, R5F563TBAGFP#X1 application, or R5F563TBAGFP#X1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), integrated DPC acceleration for SMPS control loops, IEC60730-compliant self-diagnostic features (oscillation-stop detection, CRC, IWDT, ADC self-test), and support for CAN (ISO11898-1) and USB 2.0 full-speed interfaces.
Technical Context
The R5F563TBAGFP#X1 implements a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU). Its CPU core executes at up to 100 MHz with 165 DMIPS and includes single-precision floating-point unit compliant with IEEE-754.
It integrates two independent A/D subsystems: S12ADB (dual 12-bit units, 4 channels × 2, 1.0 µs conversion at 50 MHz PCLKD) and ADA (10-bit, 20 channels, 0.5 µs at 100 MHz ADCLK), plus a dedicated Digital Power Supply Controller (DPC) for fixed-point compensator calculations using real-time ADC inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU, 5-stage pipeline |
| Memory | 256 KB on-chip flash (no wait states), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM & Timers | MTU3 (8× 16-bit, 3-phase complementary PWM, dead-time auto-gen); GPT (8× 16-bit, 312-ps delay control) |
| Communication | CAN v2.0B (ISO11898-1, 32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Power & Temp | Single 3.3-V supply (2.7–3.6 V), –40°C to +85°C (D version), 4 low-power modes |
| DPC Engine | Dedicated 16-bit fixed-point calculation unit for digital SMPS control loop compensation |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm, 0.5 mm pitch, exposed pad (thermal enhancement).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply and ground | 100-pin package requires decoupling per Renesas layout guidelines; VCC = 2.7–3.6 V |
| AVCC0, AVSS0 | Analog power and ground | Separate analog domain (3.0–3.6 V) enables clean ADC reference; must be filtered independently |
| MTIOC0A–D, GTIOCA–B | MTU3/GPT waveform output | Drive 3-phase inverter legs; POE3-controlled high-impedance state prevents shoot-through during fault |
| ADTRG0–3 | A/D conversion trigger inputs | Hardware-synchronized sampling from MTU3/GPT timers enables deterministic current/voltage capture |
| TXD0–4, RXD0–4 | SCI serial interface pins | Support asynchronous, clock-sync, smart-card, SPI/I²C emulation - used for host comms or firmware updates |
| TXD6, RXD6 | CAN transceiver interface | Direct connection to external CAN PHY (e.g., TJA1042); supports ISO11898-1 standard frame and extended frame |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver enables firmware update or HMI communication without external PHY |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and ADC self-diagnostic reduce functional safety certification effort |
| High-Resolution PWM Timing | 312-ps PWM edge delay control (at 100 MHz) enables precise dead-time tuning for SiC/GaN gate drivers |
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator eliminates CPU overhead in closed-loop SMPS control |
| Simultaneous Multi-Channel Sampling | Three ADC units coordinate to sample 7 channels concurrently - critical for vector-controlled motor phase current reconstruction |
| Flexible Clock Domain Partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKC/D (100/50 MHz) allow optimal peripheral clocking without over-clocking |
Applications
| Industrial Uninterruptible Power Supply (UPS) | Solar Photovoltaic Inverter |
|---|---|
Use Scenario: Real-time DC-AC conversion with grid synchronization, battery management, and fault ride-through. IC Role / Device Role / Timing Role: Main system controller executing digital PLL, MPPT, and dual-loop (voltage/current) SMPS control via DPC engine. Use Value: Integrated 100-MHz PWM with 312-ps delay control ensures precise gate timing for IGBT/SiC modules; dual 12-bit ADCs enable simultaneous voltage/current sensing. |
Use Scenario: Grid-tied solar inverter with anti-islanding, reactive power control, and thermal derating. IC Role / Device Role / Timing Role: Central MCU managing MPPT algorithm, isolated DC-DC control, and grid-interface protection logic. Use Value: DPC hardware accelerates PID/PI compensator math; IEC60730 diagnostics (CRC, IWDT, ADC self-test) satisfy EN 62109 safety requirements. |
| Servo Motor Drive | Industrial AC Variable Frequency Drive (VFD) |
Use Scenario: High-bandwidth position/velocity control of PMSM/BLDC motors in CNC and robotics. IC Role / Device Role / Timing Role: Real-time field-oriented control (FOC) executor with space-vector PWM generation and current loop closure. Use Value: Simultaneous 7-channel ADC sampling captures all three-phase currents and bus voltage in one cycle; MTU3 generates non-overlapping 3-phase PWM with auto-dead-time. |
Use Scenario: Three-phase induction motor speed/torque control in pumps, fans, and conveyors. IC Role / Device Role / Timing Role: System-on-chip controller handling V/f control, sensorless vector control, and CAN-based supervisory comms. Use Value: CAN interface (32 mailbox FIFO) enables robust PLC integration; 100-MHz GPT supports high-resolution encoder interpolation and fast fault response (<1 µs interrupt latency). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEAGFP#X1 | 512 KB flash, 48 KB RAM, same package and peripherals; includes CAN module enabled | Required where CAN-based system-level coordination (e.g., multi-inverter stacks) is mandatory | Select when larger code footprint or CAN networking is needed; otherwise R5F563TBAGFP#X1 offers optimal cost/performance for standalone SMPS control |
| R5F563TCAGFP#X1 | 384 KB flash, 32 KB RAM, identical peripheral set and DPC engine; same 100-pin LQFP | Suitable for mid-complexity digital power designs with moderate firmware size and no need for 256 KB+ margin | Choose for balanced memory headroom and BOM cost; retains all timing, ADC, and DPC capabilities of R5F563TBAGFP#X1 |
Compared with R5F563TEAGFP#X1 and R5F563TCAGFP#X1, the R5F563TBAGFP#X1 provides the minimal viable memory configuration (256 KB flash/24 KB RAM) while preserving full 100-MHz PWM timing, dual 12-bit ADCs, DPC acceleration, and IEC60730 diagnostics - making it the most cost-efficient option for volume production of discrete digital power modules.
Availability
R5F563TBAGFP#X1 is available at Aetrix Electronics and suitable for industrial UPS, solar inverters, and servo drive designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TBAGFP#X1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX63T Group - including R5F563TBAGFP#X1 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-precision analog, and safety-certifiable peripherals in a single chip.
FAQ
What is the operating temperature range for the R5F563TBAGFP#X1?
The R5F563TBAGFP#X1 is rated for –40°C to +85°C (D version). This industrial-grade temperature range supports deployment in enclosed power cabinets, outdoor solar enclosures, and factory-floor motor drives without active cooling. Derating guidance for operation above +85°C is available from Renesas upon request, but the R5F563TBAGFP#X1 itself is not qualified for the +105°C G version.
Does the R5F563TBAGFP#X1 include a CAN interface?
Yes, the R5F563TBAGFP#X1 includes a CAN module compliant with ISO11898-1, supporting both standard and extended frames with 32 configurable mailboxes. This is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet under "RX63T" product listing with "CAN module included" for part numbers ending in "B" (e.g., R5F563TBxxxx). The CAN peripheral is fully functional in the 100-pin LQFP package.
What ADC resources does the R5F563TBAGFP#X1 provide?
The R5F563TBAGFP#X1 integrates two independent ADC subsystems: (1) dual S12ADB units (12-bit, 4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparator per unit), and (2) a single ADA unit (10-bit, 20 channels, 0.5 µs conversion time at 100 MHz ADCLK). Simultaneous sampling across 7 channels is supported via coordinated triggering.
Is the Digital Power Supply Controller (DPC) available on the R5F563TBAGFP#X1?
Yes, the DPC hardware accelerator is present and fully functional on the R5F563TBAGFP#X1. As stated in Section 1.1 and Table 1.2 of the datasheet, DPC is supported on all 144-, 120-, 112-, and 100-pin RX63T packages - including PLQP0100KB-A. It performs 16-bit fixed-point compensator calculations using real-time ADC inputs, offloading the CPU from SMPS control loop math.
What debug interfaces does the R5F563TBAGFP#X1 support?
The R5F563TBAGFP#X1 supports both JTAG and FINE (two-wire) on-chip debugging interfaces, compatible with Renesas E1 and E20 emulators. These interfaces enable full SWD-style debugging, flash programming, and real-time trace - essential for validating timing-critical power control algorithms and IEC60730 diagnostic routines during development.
R5F563TBAGFP#X1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBAGFP#X1 FAQ
1.How can I place an order for R5F563TBAGFP#X1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBAGFP#X1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBAGFP#X1 reliable?
The price and inventory of R5F563TBAGFP#X1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBAGFP#X1 is usually 5 days.
3.What payment methods are accepted for R5F563TBAGFP#X1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBAGFP#X1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBAGFP#X1?
R5F563TBAGFP#X1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBAGFP#X1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBAGFP#X1?
For technical support, including R5F563TBAGFP#X1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBAGFP#X1 requirements.
6.How does Aetrix verify that R5F563TBAGFP#X1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBAGFP#X1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBAGFP#X1 meets industry standards.
7.What is the process for return or replacement of R5F563TBAGFP#X1?
All R5F563TBAGFP#X1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBAGFP#X1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBAGFP#X1 part is unused and in its original packaging.
Return procedure for R5F563TBAGFP#X1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBAGFP#X1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

