Renesas R5F563TBBDFA#V1
- Part No.:
- R5F563TBBDFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBBDFA#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBDFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN interface - designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBBDFA#V1 datasheet, R5F563TBBDFA#V1 pinout, R5F563TBBDFA#V1 application, or R5F563TBBDFA#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5 mm pitch), confirmed peripheral integration (MTU3, GPT, USB, RSPI, RIIC), IEC60730-compliant features, and real-world alternative part guidance.
Technical Context
The R5F563TBBDFA#V1 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling deterministic 165 DMIPS execution at 100 MHz. It integrates dedicated digital power supply controller (DPC) logic for switched-mode power supply compensatory calculations using real-time 10-bit ADC inputs.
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM and dead-time generation) and GPT (8-channel 16-bit general PWM timer with sub-nanosecond PWM delay control up to 312 ps), both synchronized to PCLKA at 100 MHz. The device supports simultaneous 7-channel sampling across three ADC units and includes self-diagnostic functions for IEC60730 Class B compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 KB flash (no-wait at 100 MHz), 24 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, 3 S/H circuits, PGA, window comparator), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM, dead-time auto-insertion), GPT (8 ch, 312-ps PWM delay resolution) |
| Communication | CAN v2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), RSPI (2 ch, 25 Mbps master), RIIC (2 ch, 400 kbps), SCI (5 ch) |
| Power & Environment | Single 4.0–5.5 V supply, –40°C to +85°C (D version), PLQP0100KB-A package (100-pin LQFP, 14 × 14 mm, 0.5 mm pitch) |
| Standards Support | IEC60730 Class B compliance features: oscillation-stop detection, CRC, IWDT, ADC self-diagnosis, frequency measurement |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed pad (thermal pad), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Dedicated analog/digital power pins; AVCC0 supports 4.0–5.5 V for high-accuracy ADC operation |
| XTAL/EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals; enables precise clock source for USB and CAN timing |
| TXD0/RXD0 | SCI0 asynchronous serial interface | Full-duplex UART interface for bootloader communication or debug console |
| CAN_TX/CAN_RX | CAN physical layer interface | Differential bus signals compliant with ISO11898-1; require external transceiver for bus connection |
| MTIOC0A/MTIOC0B | MTU3 channel 0 complementary PWM outputs | Drive high-side/low-side gate drivers in 3-phase inverter topologies without CPU overhead |
| ADTRG0–ADTRG3 | ADC conversion trigger inputs | Hardware-synchronized sampling initiation from MTU3/GPT timers for current/voltage phase alignment |
| POE0–POE5 | Port output enable control inputs | Fast hardware fault response: disable PWM outputs within <1 µs on overcurrent or short-circuit detection |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation unit optimized for SMPS compensator algorithms; uses real-time 10-bit ADC results directly |
| Sub-nanosecond PWM Delay Control | 312-ps resolution on GPT PWM edges at 100 MHz - enables precise dead-time tuning and gate driver timing compensation |
| Triple ADC Simultaneous Sampling | 7-channel concurrent acquisition across S12ADB units - critical for vector-controlled motor drives requiring synchronized current sensing |
| Hardware Fault Protection | POE3 circuit responds to comparator-triggered faults or software commands to force PWM outputs to high-impedance state in <1 µs |
| IEC60730 Compliance Engine | Integrated CRC calculator, IWDT with dedicated LOCO, ADC self-test voltages (VREFL0/VREFH0×1/2/VREFH0), and oscillation-stop detection |
Applications
| Industrial Motor Drives | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (via FPU), synchronized current sampling (7-channel ADC), and 3-phase PWM generation (MTU3) with hardware dead-time insertion. Use Value: Eliminates need for external DSP or FPGA; reduces BOM cost and PCB area while meeting IEC60730 safety requirements. |
Use Scenario: Digital control loop for 1–3 kW telecom/server AC-DC power supplies with adaptive voltage regulation. IC Role / Device Role / Timing Role: DPC unit computes PID/compensator coefficients; 10-bit ADC monitors output voltage/current; GPT generates precise PWM with 312-ps edge control. Use Value: Enables >95% efficiency and dynamic load transient response <50 µs without external analog error amplifiers or compensators. |
| Renewable Energy Inverters | Industrial PLC I/O Modules |
|
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection, MPPT, and synchronized AC injection. IC Role / Device Role / Timing Role: USB interface for firmware updates; CAN for system-level communication; simultaneous ADC sampling for voltage/current phase alignment. Use Value: Single-chip solution meets UL1741 SA and IEEE1547 grid-code timing accuracy (±200 ns) via hardware-triggered ADC and PLL-stabilized clocks. |
Use Scenario: Analog input modules in modular PLCs requiring isolated current/voltage measurement and diagnostics. IC Role / Device Role / Timing Role: Dual 12-bit ADCs with programmable gain amplifiers condition 4–20 mA/0–10 V signals; CRC and IWDT ensure runtime integrity. Use Value: Achieves 14-bit effective resolution via PGA and oversampling; built-in self-test satisfies SIL2 functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 512 KB flash, 48 KB RAM, same package and peripherals; adds CAN module | Required for systems needing CAN-based distributed control (e.g., multi-axis servo networks) | Select when firmware size exceeds 256 KB or CAN bus integration is mandatory |
| R5F563TBDDFP#V0 | Same memory and package, but excludes CAN module; identical DPC, ADC, and PWM capabilities | Suitable for cost-sensitive applications where CAN is unused (e.g., standalone SMPS controllers) | Choose to reduce bill-of-materials cost by eliminating unused CAN PHY and associated layout complexity |
Compared with R5F563TBBDFA#V1, R5F563TEADFP#V1 provides headroom for larger control algorithms and distributed communication, while R5F563TBDDFP#V0 offers identical power-control functionality at lower unit cost where CAN is unnecessary.
Availability
R5F563TBBDFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC SMPS, and renewable energy inverters requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R5F563TBBDFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBBDFA#V1 - was engineered specifically for digital power conversion and motor control, integrating DPC, high-resolution PWM, and IEC60730-compliant safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBBDFA#V1?
The R5F563TBBDFA#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline and variable-length instruction set enable ultra-compact code and deterministic real-time execution - essential for digital power supply and motor control loops. The R5F563TBBDFA#V1 achieves this without wait states on its 256 KB flash or 24 KB SRAM.
Does the R5F563TBBDFA#V1 include a CAN interface, and what configuration does it support?
Yes, the R5F563TBBDFA#V1 includes a CAN module compliant with ISO11898-1 (standard and extended frames) with 32 configurable mailboxes. It supports bit rates up to 1 Mbps and integrates dedicated message filtering and FIFO handling. As a "B"-suffix part in the RX63T Group, R5F563TBBDFA#V1 includes CAN functionality - confirmed in Table 1.3 of the official datasheet (R01DS0087EJ0220). The R5F563TBBDFA#V1 requires an external CAN transceiver for physical layer interfacing.
What ADC resources are available on the R5F563TBBDFA#V1, and how are they configured for motor control?
The R5F563TBBDFA#V1 integrates two independent 12-bit ADC units (S12ADB) with 4 channels each, plus one 10-bit ADC (ADA) with 20 channels. For motor control, it supports simultaneous sampling across 7 channels using hardware triggers from MTU3 or GPT timers - enabling synchronized current and voltage measurements in 3-phase systems. Each 12-bit unit includes three sample-and-hold circuits, programmable gain amplifiers (11 gain steps), and window comparators - all accessible directly by the R5F563TBBDFA#V1's DPC unit for closed-loop computation.
What package type and pin count does the R5F563TBBDFA#V1 use, and is thermal pad exposed?
The R5F563TBBDFA#V1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size, 0.5 mm pitch, and exposed thermal pad on the underside. This package is RoHS-compliant and optimized for industrial thermal environments. Pin functions are fully documented in the RX63T Group datasheet (R01DS0087EJ0220), and the thermal pad must be soldered to a PCB copper pour for optimal junction-to-board thermal resistance - critical for sustained 100-MHz operation in motor drive applications. The R5F563TBBDFA#V1's pinout is distinct from 144-pin or 120-pin variants in the same family.
How does the R5F563TBBDFA#V1 support IEC60730 Class B compliance for safety-critical applications?
The R5F563TBBDFA#V1 includes multiple hardware features certified for IEC60730 Class B: oscillation-stop detection for main clock failure, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, CRC calculator with three polynomials (X⁸+X²+X+1, X¹⁶+X¹⁵+X²+1, X¹⁶+X¹²+X⁵+1), ADC self-diagnostic function generating internal test voltages (VREFL0, VREFH0×1/2, VREFH0), and frequency measurement circuit for clock accuracy validation. These are not software-emulated - they are silicon-verified blocks integrated into the R5F563TBBDFA#V1 die and referenced in Renesas' functional safety documentation.
R5F563TBBDFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBDFA#V1 FAQ
1.How can I place an order for R5F563TBBDFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBDFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBDFA#V1 reliable?
The price and inventory of R5F563TBBDFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBDFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBDFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBDFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBDFA#V1?
R5F563TBBDFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBDFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBDFA#V1?
For technical support, including R5F563TBBDFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBDFA#V1 requirements.
6.How does Aetrix verify that R5F563TBBDFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBDFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBDFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBDFA#V1?
All R5F563TBBDFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBDFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBDFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBDFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBDFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

