Renesas R5F563TBBDFB#V1
- Part No.:
- R5F563TBBDFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TBBDFB#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBDFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and supports IEC60730 functional safety compliance.
For engineers reviewing the R5F563TBBDFB#V1 datasheet, R5F563TBBDFB#V1 pinout, R5F563TBBDFB#V1 application, or R5F563TBBDFB#V1 equivalent, key selection criteria include its 256 KB on-chip flash, 24 KB SRAM, CAN interface support, 144-pin LQFP package with 81 GPIOs, and integrated DPC unit optimized for real-time switched-mode power supply control.
Technical Context
The R5F563TBBDFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system combines external crystal/PLL (4–12.5 MHz input) with internal LOCO oscillators for system (ICLK), peripheral (PCLKA/B/C/D), and IWDT domains - enabling independent domain scaling up to 100 MHz for MTU3/GPT timers and ADCs.
It features dual ADC subsystems: S12ADB (two units × 4 channels, 1.0 µs conversion @ 50 MHz PCLKD) with simultaneous 7-channel sampling, and ADA (20 channels, 0.5 µs @ 100 MHz ADCLK); both support software, timer-triggered, and external-started conversions plus self-diagnostic functions required for IEC60730 Class B certification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 KB on-chip flash (no wait states @ 100 MHz), 24 KB SRAM (no wait states), 32 KB data flash (100k erase/write cycles) |
| ADC System | Dual subsystems: S12ADB (2×4 ch, 12-bit, 1.0 µs/ch), ADA (20 ch, 10-bit, 0.5 µs/ch); simultaneous 7-channel sampling supported |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 3-phase complementary PWM), GPT (8 ch, 100 MHz, dead-time generation, 312 ps delay resolution) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Package & Temp | PLQP0144KA-A 144-pin LQFP (20×20 mm, 0.5 mm pitch), –40°C to +85°C operating range (D version) |
| Power Supply | 5-V operation: VCC/PLLVCC = 4.0–5.5 V; AVCC/AVCC0 = 4.0–5.5 V; VCC_USB = 3.0–3.6 V |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm body, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/digital supply (VCC), analog supply (AVCC0/AVCC), and dedicated USB supply (VCC_USB) require separate decoupling per datasheet layout guidelines |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock generation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output capability; POE3-controlled high-impedance state for fault protection |
| AD00–AD19 | Analog input channels | 20-pin ADC input group (ADA) + 8-pin S12ADB group (AN000–AN007); shared reference pins (VREFH0/VREFL0) enable ratiometric measurement |
| DA0, DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs referenced to VREF; used for analog feedback injection or reference generation |
| CAN_TX, CAN_RX | CAN bus physical layer interface | Differential transceiver pins compliant with ISO 11898-1; require external termination and common-mode choke for robust automotive/industrial use |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation unit for real-time compensator execution in SMPS control loops - reduces CPU load and improves loop stability |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement circuit - enables Class B safety certification without external components |
| High-Resolution PWM Timing | GPT channels 0–3 support 312 ps PWM edge delay resolution (at 100 MHz ICLK), enabling precise dead-time control for SiC/GaN gate drivers |
| Simultaneous Multi-ADC Sampling | S12ADB units support synchronized sampling across 7 channels using shared trigger sources - critical for vector-controlled motor drives requiring phase current reconstruction |
| Flexible Clock Domain Partitioning | Independent ICLK, PCLKA/B/C/D, and FCLK domains allow optimal trade-off between performance (100 MHz timers/ADC) and power (50 MHz peripherals/flash) |
Applications
| Motor Inverter Control | Digital AC-DC SMPS |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in industrial drives and EV auxiliary systems. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, simultaneous current sensing via 7-channel ADC sampling, and generation of non-overlapping 3-phase PWM with hardware dead-time insertion. Use Value: Eliminates need for external DSP or FPGA; DPC unit accelerates PI/PID compensator math while MTU3 handles gate drive timing with sub-nanosecond jitter. | Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using 10-bit 20-channel ADC for voltage/current monitoring, 10-bit DACs for reference injection, and DPC for compensator computation. Use Value: Achieves <1% output regulation error over line/load transients; built-in CRC and self-test meet IEC60730 Class B requirements without external watchdog ICs. |
| Industrial PLC I/O Module | Renewable Energy Inverter |
Use Scenario: Analog input conditioning and isolated digital I/O management in modular PLC backplanes. IC Role / Device Role / Timing Role: High-accuracy sensor signal acquisition (12-bit ADC with PGA), isolation interface control (SCI/RSPI), and deterministic real-time response via interrupt prioritization and MPU-protected firmware partitions. Use Value: Supports 16-bit-equivalent effective resolution via oversampling and digital filtering; 81 GPIOs enable direct connection to optocouplers and relay drivers. | Use Scenario: Grid-tied solar string inverters requiring anti-islanding detection and reactive power control. IC Role / Device Role / Timing Role: Simultaneous sampling of DC-link voltage, AC output current/voltage, and temperature sensors; fast Fourier transform (FFT) preprocessing using FPU; CAN-based communication with central controller. Use Value: Enables 50/60 Hz fundamental frequency extraction within 1 ms; integrated CAN interface simplifies compliance with UL 1741 SA and IEEE 1547-2018 grid interconnection standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | 512 KB flash, 48 KB RAM, same 144-pin LQFP package and peripheral set; includes identical DPC, ADC, and CAN modules | Higher memory headroom for complex control algorithms and bootloader+application dual-bank updates | Select when firmware size exceeds 256 KB or when future feature expansion requires additional RAM for real-time logging or OTA update buffers |
| R5F563TBADFB#V1 | 256 KB flash, 24 KB RAM, identical package and peripheral configuration; differs only in ROM/RAM capacity and part number suffix | No functional difference in timing, analog performance, or communication interfaces - fully pin-compatible and code-compatible | Choose for cost-sensitive designs where 256 KB flash and 24 KB RAM are sufficient; ideal for production ramp with identical layout and test fixtures |
Compared with R5F563TEADFB#V1, R5F563TBBDFB#V1 offers identical real-time control capability but reduced memory for cost-constrained digital power applications; versus R5F563TBADFB#V1, it shares identical silicon and functionality - differing only in orderable part number variant coding.
Availability
R5F563TBBDFB#V1 is available at Aetrix Electronics and suitable for digital power supply control, motor inverter systems, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F563TBBDFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The RX63T Group - including R5F563TBBDFB#V1 - was engineered specifically for high-precision digital power conversion and motor control, integrating hardware-accelerated control math, safety-certifiable peripherals, and multi-ADC synchronization in a single-chip solution.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBBDFB#V1?
The R5F563TBBDFB#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core. It includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle execution), and divider (2-cycle execution), enabling efficient real-time control math. This performance level is sustained across its full operating temperature range of –40°C to +85°C.
Does the R5F563TBBDFB#V1 include CAN interface support, and what configuration does it use?
Yes, the R5F563TBBDFB#V1 includes a CAN 2.0B-compliant module (ISO 11898-1) with 32 configurable mailboxes and dedicated CAN_TX/CAN_RX pins. It supports both standard and extended frames, and the module is enabled in this part variant as confirmed by Renesas' official product list (R01DS0087EJ0220, Table 1.3). No external transceiver is integrated - an external CAN PHY is required for physical layer interfacing.
What ADC resources are available on the R5F563TBBDFB#V1, and how do they support motor control?
The R5F563TBBDFB#V1 integrates two independent ADC subsystems: S12ADB (two 4-channel 12-bit units with sample-and-hold, PGA, and window comparators) and ADA (20-channel 10-bit unit). Together they enable simultaneous sampling across 7 channels - essential for reconstructing three-phase motor currents. The 1.0 µs conversion time (S12ADB @ 50 MHz PCLKD) and hardware-triggered start ensure deterministic timing for field-oriented control loops.
Is the R5F563TBBDFB#V1 qualified for IEC60730 Class B compliance, and which features enable it?
Yes, the R5F563TBBDFB#V1 includes multiple hardware features explicitly designed for IEC60730 Class B compliance: oscillation-stop detection, CRC calculator (with three polynomials), self-diagnostic A/D converter, independent watchdog timer (IWDT) with dedicated LOCO, and frequency measurement circuit (CAC). These are documented in Renesas' RX63T datasheet (R01DS0087EJ0220) and eliminate the need for external safety monitors in certified designs.
What package type and pin count does the R5F563TBBDFB#V1 use, and are there thermal considerations?
The R5F563TBBDFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 mm × 20 mm body, 0.5 mm pitch, and exposed thermal pad. Its thermal resistance (θJA) is 28.5°C/W (JEDEC JESD51-7, 4-layer board). For continuous 100 MHz operation with active peripherals, Renesas recommends minimum 4-layer PCB routing with solid ground/power planes and thermal vias under the exposed pad to maintain junction temperature below 125°C.
R5F563TBBDFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBDFB#V1 FAQ
1.How can I place an order for R5F563TBBDFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBDFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBDFB#V1 reliable?
The price and inventory of R5F563TBBDFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBDFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBDFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBDFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBDFB#V1?
R5F563TBBDFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBDFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBDFB#V1?
For technical support, including R5F563TBBDFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBDFB#V1 requirements.
6.How does Aetrix verify that R5F563TBBDFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBDFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBDFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBDFB#V1?
All R5F563TBBDFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBDFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBDFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBDFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBDFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

