Renesas R5F563TBBDFP#V1
- Part No.:
- R5F563TBBDFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBBDFP#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,698
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBDFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TBBDFP#V1 datasheet, R5F563TBBDFP#V1 pinout, R5F563TBBDFP#V1 application, or R5F563TBBDFP#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), integrated DPC calculation unit for switched-mode power supplies, simultaneous 7-channel ADC sampling capability, and CAN/USB dual-communication readiness in a 100-pin LQFP package.
Technical Context
The R5F563TBBDFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL (4–12.5 MHz input), dedicated 125-kHz LOCO for IWDT, and independent clock domains for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz for S12ADB).
It features two complementary PWM timer units: MTU3 (8 channels, 3-phase PWM with automatic dead-time insertion) and GPT (8 channels, including 4-channel single-phase or 3-channel three-phase + 1-channel single-phase complementary output). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC measurements-enabling closed-loop digital control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 KB on-chip flash (no wait states @100 MHz), 24 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 1 µs conversion @100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM, auto-dead-time); GPT (8 ch, 312 ps PWM delay resolution @100 MHz) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch, 12 Mbps), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit with real-time ADC input integration for SMPS compensator calculation |
| Package & Temp | PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5 mm pitch), –40°C to +85°C operating range (D version) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic supply (2.7–3.6 V) and ground reference for digital domain; separate AVCC/AVSS required for analog subsystems |
| AVCC0, AVSS0 | Analog power / Ground | Independent 3.0–3.6 V analog supply for 12-bit ADCs and DACs; enables noise isolation from digital switching |
| XTAL, EXTAL | Crystal oscillator input/output | Supports 4–12.5 MHz external crystal for main clock generation; internal PLL multiplies to 100 MHz system clock |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART communication channel; configurable baud rate generator supports LIN and smart-card modes |
| TXD1, RXD1 | SCI1 serial interface | Second asynchronous UART; shares peripheral resources with SCI0 but operates independently for dual-serial diagnostics |
| CAN_TX, CAN_RX | CAN transceiver interface | Differential CAN bus physical layer interface compliant with ISO11898-1; supports standard/extended frames and 32 mailbox buffers |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 full-speed interface | Self-powered or bus-powered USB device operation; integrated transceiver and 2 KB on-chip RAM buffer for endpoint FIFOs |
| AD00–AD07 | 12-bit ADC input channels | Analog inputs for S12ADB Unit 0; support simultaneous sampling across up to 7 channels via shared trigger sources |
| DA0, DA1 | 10-bit DAC outputs | Reference-voltage-referenced analog outputs (0–VREF); used for feedback loop biasing or analog setpoint generation in power control |
| MTIOC0A–MTIOC0D | MTU3 waveform output pins | Complementary PWM outputs for 3-phase inverter leg control; POE3 enables hardware fault shutdown of all six pins simultaneously |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine that consumes zero CPU cycles during real-time SMPS regulation |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units synchronized by single trigger enable concurrent voltage/current/sensor acquisition for vector control loops |
| 312-ps PWM Timing Resolution | GPT channel delay control achieves sub-nanosecond edge placement accuracy-critical for precise dead-time management in high-frequency inverters |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, and frequency measurement circuit |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per ADC channel enables direct connection of low-level current-sense signals without external op-amps |
Applications
| Industrial Motor Inverter | Switched-Mode Power Supply (SMPS) |
|---|---|
|
Use Scenario: 3-phase BLDC/PMSM inverter for HVAC compressors or industrial pumps requiring field-oriented control (FOC). IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, generating 3-phase PWM with dead-time compensation, and sampling phase currents via simultaneous 7-channel ADC. Use Value: Integrated MTU3 and GPT eliminate external gate drivers and timing ICs; DPC unit offloads PID computation from CPU, enabling deterministic 100-kHz control loops. |
Use Scenario: Digital AC-DC or DC-DC converter with adaptive voltage regulation and fault protection. IC Role / Device Role / Timing Role: Real-time digital controller performing voltage/current loop regulation, soft-start sequencing, and overvoltage/overcurrent shutdown using DPC and ADC/DAC peripherals. Use Value: Hardware DPC unit computes compensator coefficients in <1 µs using live 10-bit ADC data-reducing software latency and improving transient response vs. CPU-only implementations. |
| Automotive Body Control Module (BCM) | Energy Metering & Monitoring |
|
Use Scenario: CAN-connected vehicle subsystem managing lighting, wipers, and window lift with functional safety requirements. IC Role / Device Role / Timing Role: Central BCM MCU handling CAN message routing, PWM dimming control, and diagnostic monitoring via built-in IWDT and CRC. Use Value: IEC60730-certified features-including self-test ADC, oscillation detection, and independent watchdog-enable ASIL-B compliance without external safety monitors. |
Use Scenario: DIN-rail mounted energy meter measuring voltage, current, and power factor in commercial building panels. IC Role / Device Role / Timing Role: Precision metrology processor acquiring synchronized voltage/current samples via dual 12-bit ADCs and computing RMS, harmonics, and energy totals. Use Value: Three sample-and-hold circuits and programmable gain amplifiers allow direct connection to shunt resistors and potential transformers-eliminating signal-conditioning op-amps and reducing BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 512 KB flash, 48 KB RAM, same 100-pin LQFP package and peripheral set; includes CAN module | Higher code storage and RAM for complex control algorithms or bootloader + application partitioning | Select when firmware size exceeds 256 KB or when additional SRAM is needed for real-time data buffering |
| R5F563TCADFP#V1 | 384 KB flash, 32 KB RAM, identical package and peripheral configuration; includes CAN module | Balanced memory allocation for mid-complexity digital power or motor control with CAN diagnostics | Choose for cost-sensitive designs requiring more flash than R5F563TBBDFP#V1 but less than R5F563TEADFP#V1 |
Compared with R5F563TBBDFP#V1, R5F563TEADFP#V1 offers 256 KB more flash and 24 KB more RAM for larger firmware or data logging, while R5F563TCADFP#V1 provides 128 KB extra flash and 8 KB more RAM-both retain identical PWM precision, ADC capabilities, and DPC functionality in the same 100-pin footprint.
Availability
R5F563TBBDFP#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, automotive body control modules, and energy metering systems requiring stable component supply, long-term lifecycle support, and IEC60730-compliant design assurance.
Supply support for R5F563TBBDFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-of which R5F563TBBDFP#V1 is a member-is designed specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features to replace discrete analog controllers and reduce system complexity.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TBBDFP#V1?
The R5F563TBBDFP#V1 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution essential for digital power and motor control loops in the R5F563TBBDFP#V1.
Does the R5F563TBBDFP#V1 include a CAN interface, and what version is supported?
Yes, the R5F563TBBDFP#V1 includes a CAN 2.0B-compliant module supporting both standard and extended frames, with 32 dedicated mailboxes for efficient message filtering and buffering. It meets ISO11898-1 physical layer requirements and is fully integrated into the RX63T Group's peripheral set. This CAN capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet for the R5F563TBBDFP#V1 orderable part number.
What ADC resources are available on the R5F563TBBDFP#V1, and how many channels support simultaneous sampling?
The R5F563TBBDFP#V1 integrates two 12-bit S12ADB units (4 channels × 2) and one 10-bit ADA unit (20 channels). Up to seven channels can be sampled simultaneously using shared trigger sources across the three ADC units-a capability critical for FOC motor control. Each 12-bit unit includes three sample-and-hold circuits, programmable gain amplifiers, and window comparators, all verified in the R01DS0087EJ0220 datasheet for this specific 100-pin variant.
Is the Digital Power Supply Controller (DPC) unit present in the R5F563TBBDFP#V1, and what does it do?
Yes, the R5F563TBBDFP#V1 includes the hardware-accelerated Digital Power Supply Controller (DPC) unit, a dedicated 16-bit fixed-point calculation engine for switched-mode power supply compensators. It uses real-time 10-bit ADC measurements to compute control parameters without CPU involvement-enabling sub-microsecond loop updates. This feature is explicitly listed in Table 1.2 of the R01DS0087EJ0220 datasheet for 100-pin RX63T devices including the R5F563TBBDFP#V1.
What is the package type and pin count of the R5F563TBBDFP#V1, and is it RoHS-compliant?
The R5F563TBBDFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body, 0.5 mm pitch, and exposed thermal pad. It is RoHS-compliant and rated for –40°C to +85°C operation (D version). This package mapping is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet under the R5F563TBBDFP#V1 entry and matches the "100 Pins" row in Table 1.2 for RX63T Group functions.
R5F563TBBDFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBDFP#V1 FAQ
1.How can I place an order for R5F563TBBDFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBDFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBDFP#V1 reliable?
The price and inventory of R5F563TBBDFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBDFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBDFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBDFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBDFP#V1?
R5F563TBBDFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBDFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBDFP#V1?
For technical support, including R5F563TBBDFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBDFP#V1 requirements.
6.How does Aetrix verify that R5F563TBBDFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBDFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBDFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBDFP#V1?
All R5F563TBBDFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBDFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBDFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBDFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBDFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

