Renesas R5F563TBBGFB#V1
- Part No.:
- R5F563TBBGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TBBGFB#V1.pdf
- Description:
- 32BIT MCU RX63T LQFP144
- Quantity:
- Payment:

- Shipping:

Inventory:1,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBGFB#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - all operating within –40°C to +105°C industrial temperature range.
For engineers reviewing the R5F563TBBGFB#V1 datasheet, R5F563TBBGFB#V1 pinout, R5F563TBBGFB#V1 application, or R5F563TBBGFB#V1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-diagnostic features, simultaneous 7-channel ADC sampling, and integrated DPC calculation for switched-mode power supplies - critical for high-reliability digital power and motor control designs.
Technical Context
The R5F563TBBGFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL (4–12.5 MHz input), dedicated 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKB/PCLKC/PCLKD up to 50 MHz).
It features dual timer subsystems: MTU3 (8-channel 16-bit, supporting three-phase complementary PWM with automatic dead-time insertion) and GPT (8-channel 16-bit, with PWM delay generation down to 312 ps and interlocking with analog comparators). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC measurements - specifically optimized for digital control loops in AC/DC and DC/DC converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 KB on-chip flash (no wait states at 100 MHz), 24 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, 3 S/H circuits, PGA, window comparator), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timing | MTU3: 2 × three-phase complementary PWM outputs; GPT: 4 × single-phase or 1 × three-phase + 1 × single-phase complementary PWM with 312-ps delay resolution |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5 × SCI, 2 × RIIC, 2 × RSPI, 1 × I2C/SMBus |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit with real-time feedback from 10-bit ADC for SMPS loop compensation |
| Operating Range | –40°C to +105°C (G version), 4.0–5.5 V main supply, 3.0–3.6 V or 4.0–5.5 V analog supply |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Main digital core supply (4.0–5.5 V); dedicated pins per power domain for noise isolation |
| AVCC0, AVSS0 | Analog power / Ground | Separate 4.0–5.5 V analog supply for ADC/DAC reference stability and SNR preservation |
| XTAL, EXTAL | Crystal oscillator input/output | Supports 4–12.5 MHz external crystal for precise system clock generation and IEC60730 oscillation-stop detection |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART communication channel; used for bootloader programming via SCI |
| CAN_TX, CAN_RX | CAN transceiver interface | Differential signaling pair compliant with ISO11898-1; supports 32 mailbox FIFO for robust automotive/motor control messaging |
| MTIOC0A, MTIOC0B | MTU3 complementary PWM output | Hardware-generated non-overlapping gate drive signals for 3-phase inverter legs; dead time auto-inserted |
| ADTRG0–ADTRG6 | ADC trigger inputs | Hardware-synchronized sampling initiation from MTU3/GPT timers - enables precise current/voltage phase alignment |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit |
| Simultaneous Multi-Channel Sampling | Three ADC units enable synchronized sampling across 7 channels - essential for vector-controlled motor drives |
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator using live 10-bit ADC data - reduces CPU load in SMPS closed-loop control |
| Precision PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK - enables fine-tuned dead-time tuning and harmonic suppression |
| Robust Analog Front-End | Programmable gain amplifier (11-step), window comparator (3 ch/unit), double-trigger A/D conversion for redundancy |
Applications
| Industrial Motor Drives | Digital AC/DC Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating synchronized PWM gate signals, and sampling motor phase currents/voltages. Use Value: MTU3's three-phase complementary PWM with automatic dead-time insertion eliminates CPU overhead; simultaneous 7-channel ADC sampling captures current and voltage vectors in one cycle. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge DC/DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Real-time SMPS controller performing PID/compensator calculations using DPC unit and closed-loop feedback from 10-bit ADC. Use Value: DPC hardware accelerator offloads 16-bit fixed-point loop math from CPU; 312-ps PWM delay resolution enables precise timing of ZVS/ZCS transitions. |
| Automotive Onboard Chargers (OBC) | Uninterruptible Power Supplies (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers meeting ISO 15118 and IEC 61851 standards. IC Role / Device Role / Timing Role: System controller managing grid synchronization, battery charging profiles, thermal monitoring, and CAN-based vehicle communication. Use Value: Integrated CAN 2.0B (32 mailboxes) handles high-priority vehicle network messaging; –40°C to +105°C rating ensures operation under hood conditions. |
Use Scenario: Online double-conversion UPS systems requiring fast transfer switching, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Dual-role controller managing inverter PWM generation, rectifier control, and battery charge/discharge sequencing. Use Value: Two independent 12-bit ADCs with PGA allow simultaneous high-accuracy sensing of AC input, DC bus, and battery voltage; self-diagnostic ADC satisfies UL 1778 safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | 512 KB flash, 48 KB RAM, same package and peripheral set; includes CAN module | Higher code/data memory headroom for complex control algorithms and communication stacks | Select when firmware complexity exceeds 256 KB or when extended data logging/buffering is required |
| R5F563TBADFB#V1 | Same 256 KB flash/24 KB RAM, but rated for –40°C to +85°C (D version) and lacks CAN module | Suitable for cost-sensitive, non-automotive applications where CAN is unused and ambient temperature stays ≤85°C | Choose for industrial HMI or auxiliary controllers where CAN and extended temp are unnecessary |
Compared with R5F563TBBGFB#V1, R5F563TEADFB#V1 provides greater memory capacity for advanced digital power firmware, while R5F563TBADFB#V1 trades CAN and extended temperature for lower cost - making R5F563TBBGFB#V1 the optimal balance of integrated peripherals, safety features, and industrial-grade thermal performance.
Availability
R5F563TBBGFB#V1 is available at Aetrix Electronics and suitable for digital power supply design, motor inverter control, automotive OBC systems, and industrial UPS applications requiring stable component supply across extended temperature and long production lifecycles.
Supply support for R5F563TBBGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBBGFB#V1 - was engineered specifically for real-time digital control of switched-mode power supplies and motor drives, integrating hardware accelerators (DPC, MTU3, GPT) and IEC60730 safety features into a single-chip solution.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBBGFB#V1?
The R5F563TBBGFB#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RXv1 CPU core with single-precision IEEE-754 floating-point unit. This performance level enables real-time execution of complex digital power control algorithms and motor field-oriented control without external co-processors.
Does the R5F563TBBGFB#V1 include a CAN interface, and what is its compliance level?
Yes, the R5F563TBBGFB#V1 includes a CAN 2.0B-compliant module supporting both standard and extended frames per ISO11898-1, with 32 configurable mailboxes. It is fully integrated into the MCU's peripheral bus and supports bit rates up to 1 Mbps - making it suitable for automotive and industrial networked motor and power systems.
What analog capabilities does the R5F563TBBGFB#V1 provide for precision power conversion sensing?
The R5F563TBBGFB#V1 integrates two independent 12-bit ADCs (each with three sample-and-hold circuits, programmable gain amplifier, and window comparator), plus one 10-bit 20-channel ADC. It supports simultaneous sampling across seven channels and includes self-diagnostic functions required for IEC60730 Class B compliance in safety-critical power applications.
How does the Digital Power Supply Controller (DPC) in the R5F563TBBGFB#V1 improve SMPS design?
The DPC in the R5F563TBBGFB#V1 is a dedicated 16-bit fixed-point calculation unit that performs real-time compensator math (e.g., PID, Type II/III) using live measurements from the 10-bit ADC. By offloading this computation from the main CPU, it ensures deterministic loop timing, reduces firmware complexity, and improves stability in digitally controlled AC/DC and DC/DC converters.
What package and temperature grade does the R5F563TBBGFB#V1 use?
The R5F563TBBGFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch) with exposed thermal pad. It is rated for industrial operation from –40°C to +105°C (G version), validated for continuous use in high-temperature environments such as motor drive enclosures and power supply heatsinks.
R5F563TBBGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBGFB#V1 FAQ
1.How can I place an order for R5F563TBBGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBGFB#V1 reliable?
The price and inventory of R5F563TBBGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBGFB#V1?
R5F563TBBGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBGFB#V1?
For technical support, including R5F563TBBGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBGFB#V1 requirements.
6.How does Aetrix verify that R5F563TBBGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBGFB#V1?
All R5F563TBBGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBGFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBGFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

