My Inquiry
My Account
Renesas R5F563TBBGFH#V1
- Part No.:
- R5F563TBBGFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TBBGFH#V1.pdf
- Description:
- 32BIT MCU RX63T FP-112EV
- Quantity:
- Payment:
- Shipping:
Inventory:4,286
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBGFH#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +105°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TBBGFH#V1 datasheet, R5F563TBBGFH#V1 pinout, R5F563TBBGFH#V1 application, or R5F563TBBGFH#V1 equivalent, this page delivers verified technical context, validated package mapping to PLQP0112JA-A (112-pin LQFP, 20×20 mm, 0.65 mm pitch), confirmed peripheral channel counts, real-time PWM delay resolution (312 ps at 100 MHz), and IEC60730-ready features including oscillation-stop detection, CRC, and self-diagnostic A/D functions.
Technical Context
The R5F563TBBGFH#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes main crystal oscillator, PLL, internal 125-kHz LOCO for IWDT, and CAC for frequency accuracy measurement of multiple clocks.
It supports simultaneous sampling across seven analog channels using three ADC units, integrates MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit timer with PWM delay generation), and embeds DPC hardware for digital control loop computation in switched-mode power supplies - all while maintaining IEC60730 Class B compliance via built-in diagnostic functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 KB on-chip flash (no wait states), 24 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, 1 µs conversion), one 10-bit ADA ADC (20 ch, 0.5 µs), two 10-bit DACs |
| PWM & Timing | MTU3 (8 ch) + GPT (8 ch) supporting three-phase complementary PWM, 312-ps PWM delay resolution at 100 MHz |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (1 ch, 32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Package & Temp | PLQP0112JA-A: 112-pin LQFP, 20×20 mm, 0.65 mm pitch; operating range –40°C to +105°C (G version) |
| IEC60730 Support | Oscillation-stop detection, CRC calculator, IWDT, A/D self-diagnostic, frequency measurement, comparator-based fault detection |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 mm × 20 mm body, 0.65 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply (2.7–3.6 V or 4.0–5.5 V); dedicated AVCC/AVSS for analog domain; decoupling required per datasheet layout guidelines |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock; oscillation-stop detection active |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output; non-overlapping waveforms with programmable dead time for 3-phase inverter control |
| AD00–AD07 | Analog input channels | Eight dedicated pins for S12ADB unit; support simultaneous sampling across up to 7 channels using three ADC units |
| DA0, DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs referenced to VREF; used for analog feedback injection or reference generation |
| TXD0–RXD4, SCK0–SSL2 | SCI/RSPI/I²C serial interfaces | Five SCI channels (asynchronous/clock-sync/LIN), two RSPI masters/slaves, two RIIC buses (400 kbps SMBus compatible) |
| CAN_TX, CAN_RX | CAN 2.0B physical layer interface | Differential signaling pair compliant with ISO 11898-1; supports standard/extended frames; 32 configurable mailboxes |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver supports 12 Mbps; requires 1.5 kΩ pull-up on DP for device enumeration; no external PHY needed |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for digital SMPS control loops; uses 10-bit ADC results directly for real-time compensation |
| Simultaneous 7-Channel Sampling | Three integrated ADC units coordinate timing to capture voltage/current/sensor signals synchronously - critical for vector-controlled motor drives |
| 312-ps PWM Delay Resolution | Enables precise dead-time adjustment and phase-shifted PWM edge placement at 100 MHz operation - essential for minimizing shoot-through in SiC/GaN inverters |
| IEC60730 Class B Compliance Engine | On-chip diagnostics include A/D self-test, clock frequency monitoring, CRC generation, IWDT with dedicated LOCO, and comparator-based fault response |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per ADC channel; eliminates need for external signal conditioning in current-sense and voltage-monitoring paths |
Applications
| Industrial Motor Drive Inverter | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized PWM generation for gate drivers, and simultaneous sampling of phase currents/voltages. Use Value: MTU3's three-phase complementary PWM with automatic dead-time insertion and 312-ps delay resolution prevents shoot-through; dual S12ADB units enable concurrent current sensing and DC-link monitoring. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC, Phase-Shifted Full-Bridge) requiring adaptive voltage regulation and fault protection. IC Role / Device Role / Timing Role: DPC hardware executes PID/compensator calculations; 10-bit ADA monitors 20+ analog points; USB enables firmware updates and telemetry. Use Value: DPC offloads CPU from control-loop math; 10-bit ADC's 0.5 µs conversion enables high-frequency current-mode control; IEC60730 diagnostics ensure safety-critical fault detection. |
| Automotive Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers complying with ISO 15118 and IEC 61851. IC Role / Device Role / Timing Role: Coordinating rectifier/inverter stages, managing CAN communication with vehicle BMS, and executing grid-synchronization algorithms. Use Value: Integrated CAN 2.0B (32 mailboxes) handles high-priority BMS messaging; –40°C to +105°C rating supports under-hood deployment; USB enables calibration and diagnostics. |
Use Scenario: Line-interactive UPS with automatic voltage regulation (AVR), battery management, and seamless transfer switching. IC Role / Device Role / Timing Role: Monitoring AC input/output, battery voltage/temperature, and load current; generating PWM for buck/boost stages; managing relay control logic. Use Value: Dual 12-bit ADCs with PGA measure low-level shunt voltages accurately; 24 KB SRAM buffers event logs during mains failure; IWDT ensures fail-safe shutdown on software hang. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEBDFH#V1 | 512 KB flash, 48 KB RAM, same package and peripheral set; includes CAN module (R5F563TBBGFH#V1 also includes CAN) | Higher code storage and RAM for complex control stacks or bootloader + application separation | Select when firmware size exceeds 256 KB or additional SRAM is needed for large buffers or RTOS tasks |
| R5F563TCBDFH#V1 | 384 KB flash, 32 KB RAM, identical package and peripheral configuration; same -40°C to +105°C rating | Balanced memory footprint for mid-complexity digital power or motor control without over-provisioning | Choose for cost-sensitive designs where 256 KB flash is insufficient but 512 KB is unnecessary |
Compared with R5F563TBBGFH#V1, R5F563TEBDFH#V1 offers greater memory headroom for feature-rich firmware, while R5F563TCBDFH#V1 provides a memory midpoint - both retain identical timing performance, analog precision, DPC capability, and IEC60730 diagnostics.
Availability
R5F563TBBGFH#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, automotive onboard chargers, and uninterruptible power systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F563TBBGFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBBGFH#V1 - was designed specifically for real-time digital power conversion and motor control, integrating hardware accelerators (DPC), high-resolution analog peripherals, and functional safety features aligned with IEC60730.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBBGFH#V1?
The R5F563TBBGFH#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RXv1 CPU core. It includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle execution), and divider (2-cycle execution), enabling deterministic real-time control in demanding applications like digital power and motor drives.
Does the R5F563TBBGFH#V1 include CAN interface support?
Yes, the R5F563TBBGFH#V1 includes a fully compliant CAN 2.0B module supporting ISO 11898-1, with 32 configurable mailboxes and dedicated message filtering. This capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, where the "G" suffix denotes the –40°C to +105°C grade and "F" indicates the PLQP0112JA-A package with CAN enabled.
What analog-to-digital converter resources does the R5F563TBBGFH#V1 provide?
The R5F563TBBGFH#V1 integrates two 12-bit S12ADB ADC units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifiers, and window comparators) and one 10-bit ADA ADC with 20 input channels. It supports simultaneous sampling across up to seven channels and achieves 1.0 µs conversion time per channel at 50 MHz ADCLK - critical for high-fidelity current/voltage sensing in power electronics.
Is the R5F563TBBGFH#V1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TBBGFH#V1 includes hardware features explicitly intended for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) with dedicated LOCO, CRC calculator, self-diagnostic A/D functionality, and comparator-based fault response. These are documented in the "Useful functions for IEC60730 compliance" section of the datasheet.
What is the package type and pin count of the R5F563TBBGFH#V1?
The R5F563TBBGFH#V1 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 mm × 20 mm body size and 0.65 mm pitch. This package is confirmed in Table 1.3 (List of Products) and Page 8 of the R01DS0087EJ0220 datasheet, and supports all integrated peripherals including USB, CAN, multiple ADCs, and PWM timers without pin multiplexing conflicts.
R5F563TBBGFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBGFH#V1 FAQ
1.How can I place an order for R5F563TBBGFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBGFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBGFH#V1 reliable?
The price and inventory of R5F563TBBGFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBGFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBGFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBGFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBGFH#V1?
R5F563TBBGFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBGFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBGFH#V1?
For technical support, including R5F563TBBGFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBGFH#V1 requirements.
6.How does Aetrix verify that R5F563TBBGFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBGFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBGFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBGFH#V1?
All R5F563TBBGFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBGFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBGFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBGFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBGFH#V1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
