My Inquiry
My Account
Renesas R5F563TBBGFP#V1
- Part No.:
- R5F563TBBGFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBBGFP#V1.pdf
- Description:
- 32BIT MCU RX63T FP-100UV
- Quantity:
- Payment:
- Shipping:
Inventory:1,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBBGFP#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with sample-and-hold, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +105°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TBBGFP#V1 datasheet, R5F563TBBGFP#V1 pinout, R5F563TBBGFP#V1 application, or R5F563TBBGFP#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), three-unit simultaneous sampling capability, integrated DPC calculation unit for digital SMPS control, and GPT/MTU3 complementary PWM support for three-phase inverter gate driving without CPU overhead.
Technical Context
The R5F563TBBGFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling concurrent 100-MHz PWM (PCLKA), 50-MHz peripheral operation (PCLKB), and 100-MHz 10-bit ADC conversion (PCLKC).
It features dual A/D subsystems: S12ADB (two units × 4 channels, 12-bit, 1 µs @ 50 MHz ADCLK) with programmable gain amplifier (11-step), and ADA (20 channels, 10-bit, 0.5 µs @ 100 MHz ADCLK). The DPC unit performs fixed-point compensator calculations using real-time ADC inputs, supporting closed-loop digital control of switched-mode power supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 256 Kbytes on-chip flash (no wait states @ 100 MHz), 24 Kbytes SRAM, 32 Kbytes data flash (100k erase/write cycles) |
| Analog Peripherals | Two 12-bit ADCs (S12ADB, 4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADC (ADA, 20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 3-phase complementary PWM), GPT (8 ch, 100 MHz, PWM delay resolution ≤312 ps), CMT (4 ch) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power Control | Dedicated DPC unit for digital SMPS compensator calculation using real-time 10-bit ADC inputs |
| Operating Range | –40°C to +105°C (G version), 4.0–5.5 V main supply (VCC/PLLVCC), 3.0–3.6 V or 4.0–5.5 V analog supply (AVCC0) |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Main power and ground | Supplies core logic (VCC = 4.0–5.5 V); multiple VSS pins ensure low-noise grounding for analog/digital domains |
| AVCC0, AVSS0 | Analog power and ground | Isolated 3.0–5.5 V analog supply domain for S12ADB and ADA converters; dedicated ground reduces noise coupling |
| AD00–AD19 | Analog input channels | 20-pin multiplexed analog input bank for 10-bit ADA; supports external trigger, timer-triggered, or software-started conversion |
| DA0, DA1 | DAC output terminals | Two independent 10-bit voltage outputs (0–VREF); used for reference generation, bias control, or feedback loop injection |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Complementary PWM output pins supporting non-overlapping 3-phase inverter drive with hardware dead-time insertion |
| TXD0–RXD4, SCK0–SSL2 | SCI/RSPI/I²C serial interfaces | Multi-function pins configurable per channel for UART, SPI master/slave, or I²C bus communication |
| TXD6, RXD6 | CAN transceiver interface | Dedicated differential CANH/CANL signal pair (via external transceiver); supports ISO 11898-1 standard frame and extended frame |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 physical layer | Full-speed (12 Mbps) USB device interface with integrated transceiver; VBUS detection enables self-powered mode negotiation |
Key Features
| Feature | Design Value |
|---|---|
| Hardware DPC Unit | Fixed-point digital compensator engine computes PID/lead-lag coefficients in real time using 10-bit ADC inputs-enables fully digital, adaptive SMPS control without host CPU intervention |
| Simultaneous 7-Channel Sampling | Three ADC units (two S12ADB + one ADA) synchronized via shared trigger enable concurrent acquisition across 7 analog inputs-critical for vector-controlled motor drives |
| 312-ps PWM Timing Resolution | GPT channels 0–3 support sub-nanosecond PWM edge delay adjustment (1/32 × ICLK period @ 100 MHz)-enables precise dead-time tuning for SiC/GaN gate drivers |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, and frequency measurement circuit-reduces external component count for Class B certification |
| Programmable Gain Amplifier | S12ADB includes 11-step PGA (2× to 13.3×) per channel-allows direct sensing of low-level current shunt or thermistor signals without external op-amps |
Applications
| Industrial Inverter Drive | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase AC induction or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time motor control MCU executing FOC algorithm, generating 3-phase complementary PWM via MTU3/GPT, and sampling phase currents/voltages synchronously. Use Value: Simultaneous 7-channel ADC sampling captures all critical motor parameters in one cycle; hardware DPC offloads compensator math from CPU, freeing bandwidth for advanced observer algorithms. |
Use Scenario: Digitally controlled 1–3 kW isolated DC-DC converter with adaptive voltage/current regulation and fault response. IC Role / Device Role / Timing Role: Primary-side digital controller performing voltage loop compensation, current limiting, soft-start sequencing, and overtemperature shutdown via integrated DPC and ADC. Use Value: DPC unit computes compensator outputs every 100 ns using live 10-bit ADC readings-enabling >100 kHz switching with deterministic latency and eliminating external DSP/FPGA. |
| Automotive Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers compliant with SAE J1772 and ISO 15118. IC Role / Device Role / Timing Role: System controller managing grid synchronization, power factor correction (PFC), DC-link regulation, and battery charging profiles. Use Value: Dual 12-bit ADCs with programmable gain amplify small shunt voltages for precise current sensing; CAN interface enables vehicle network integration and diagnostic reporting. |
Use Scenario: Online double-conversion UPS delivering clean sine-wave output during mains failure with seamless transfer and battery management. IC Role / Device Role / Timing Role: Central controller coordinating rectifier/inverter stages, monitoring line/battery voltage, managing thermal limits, and communicating status via USB/CAN. Use Value: USB 2.0 full-speed interface provides plug-and-play configuration and firmware updates; 100-MHz PWM ensures high-efficiency inverter operation with minimal THD. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 512 Kbytes flash, 48 Kbytes RAM, same package and peripheral set; includes CAN module (R5F563TBBGFP#V1 has CAN disabled) | Required where CAN-based system diagnostics or multi-node power stage coordination is needed | Select when larger code space or CAN connectivity is mandatory; otherwise R5F563TBBGFP#V1 offers optimal cost/performance for standalone SMPS/motor control |
| R5F563TCADFP#V1 | 384 Kbytes flash, 32 Kbytes RAM, identical package and peripheral configuration including CAN disable | Preferred for mid-complexity digital power designs requiring moderate firmware footprint and same analog/timing capabilities | Choose for balanced memory allocation where 256 Kbytes flash is insufficient but 512 Kbytes is excessive; maintains full R5F563TBBGFP#V1 analog and PWM feature set |
Compared with R5F563TEADFP#V1 and R5F563TCADFP#V1, the R5F563TBBGFP#V1 delivers the smallest flash/RAM footprint while retaining full 100-MHz PWM timing precision, dual 12-bit ADCs with PGA, and hardware DPC-making it the most cost-efficient choice for resource-constrained digital power and motor control implementations.
Availability
R5F563TBBGFP#V1 is available at Aetrix Electronics and suitable for industrial inverters, digital switch-mode power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature range (–40°C to +105°C).
Supply support for R5F563TBBGFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX63T Group-including R5F563TBBGFP#V1-is designed specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety-critical peripherals (IWDT, CRC, self-diagnostic ADC) to meet IEC60730 Class B requirements.
FAQ
What is the operating temperature range supported by the R5F563TBBGFP#V1?
The R5F563TBBGFP#V1 is rated for operation from –40°C to +105°C (G version), making it suitable for under-hood automotive applications, industrial motor drives, and high-ambient-power-supply environments. This extended range is validated per Renesas specification R01DS0087EJ0220 and applies to all functional blocks including the 100-MHz CPU, ADCs, and PWM timers.
Does the R5F563TBBGFP#V1 include an integrated CAN controller?
No, the R5F563TBBGFP#V1 does not include the CAN module. Its part number suffix "B" indicates CAN-disabled configuration, confirmed in Table 1.3 of the RX63T datasheet (R01DS0087EJ0220 Rev.2.20). CAN functionality is present only in "E" and "C" variants (e.g., R5F563TEADFP#V1). The R5F563TBBGFP#V1 retains all other peripherals including USB, SCI, RSPI, and I²C.
What ADC capabilities does the R5F563TBBGFP#V1 provide for motor current sensing?
The R5F563TBBGFP#V1 supports high-fidelity motor current sensing via two 12-bit S12ADB units (4 channels each) with integrated programmable gain amplifiers (11 gain steps up to 13.3×), sample-and-hold circuits, and window comparators. Combined with the 10-bit ADA's 20-channel capability, it enables simultaneous sampling of up to 7 current/voltage signals-essential for field-oriented control in 3-phase inverters.
How does the Digital Power Supply Controller (DPC) in the R5F563TBBGFP#V1 function?
The DPC in the R5F563TBBGFP#V1 is a dedicated fixed-point arithmetic unit that executes digital compensator algorithms (e.g., PID, lead-lag) using real-time inputs from the 10-bit ADC. It operates autonomously from the CPU, updating control outputs every 100 ns, and directly interfaces with PWM timers-enabling deterministic, jitter-free digital SMPS control without software intervention.
What package type and pin count does the R5F563TBBGFP#V1 use?
The R5F563TBBGFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 mm × 14 mm with 0.5 mm pitch, RoHS-compliant, and moisture sensitivity level 3. This package supports all I/O functions listed in the RX63T datasheet for 100-pin variants, including 57 GPIO pins, 20 ADC inputs, and dedicated USB/CAN/serial interface pins.
R5F563TBBGFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBBGFP#V1 FAQ
1.How can I place an order for R5F563TBBGFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBBGFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBBGFP#V1 reliable?
The price and inventory of R5F563TBBGFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBBGFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBBGFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBBGFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBBGFP#V1?
R5F563TBBGFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBBGFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBBGFP#V1?
For technical support, including R5F563TBBGFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBBGFP#V1 requirements.
6.How does Aetrix verify that R5F563TBBGFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBBGFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBBGFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBBGFP#V1?
All R5F563TBBGFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBBGFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBBGFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TBBGFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBBGFP#V1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
