Renesas R5F563TBDDFA#H0
- Part No.:
- R5F563TBDDFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBDDFA#H0.pdf
- Description:
- 32BIT MCU RX63T 256K 5V LQFP120
- Quantity:
- Payment:

- Shipping:

Inventory:1,791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBDDFA#H0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN interface support-designed for digital power supply control in industrial motor drives and UPS systems.
For engineers reviewing the R5F563TBDDFA#H0 datasheet, R5F563TBDDFA#H0 pinout, R5F563TBDDFA#H0 application, or R5F563TBDDFA#H0 equivalent, this page delivers verified specifications, package mapping to PLQP0120KA-A (120-pin LQFP), confirmed PWM timing resolution (312 ps at 100 MHz), IEC60730-compliant self-diagnostic features, and validated alternative MCUs for digital power control designs.
Technical Context
The R5F563TBDDFA#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and dedicated Digital Power Supply Controller (DPC) hardware for real-time compensator calculations using 10-bit ADC measurement data. Its clock system supports independent PCLKA (100 MHz for MTU3/GPT), PCLKB (50 MHz for peripherals), and PCLKD (50 MHz for S12ADB).
It integrates two 12-bit ADC units (8 channels total, 3-sample-and-hold circuits per unit), one 10-bit 20-channel ADC (100 MHz ADCLK), and GPT-based PWM delay generation with 312-ps timing accuracy-enabling precise dead-time control and three-phase inverter waveform synthesis without CPU overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states at 100 MHz), 24 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Dual 12-bit S12ADB (8 ch, 1 µs conversion), one 10-bit ADA (20 ch, 0.5 µs), simultaneous 7-ch sampling |
| PWM & Timers | MTU3 (8 ch, 100 MHz), GPT (8 ch, 100 MHz), 312-ps PWM delay resolution, 3-phase complementary output |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Power & Temp | Single 4.0–5.5 V supply, –40°C to +85°C (D version), PLQP0120KA-A package (16 × 16 mm, 0.5 mm pitch) |
| IEC60730 Support | Oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnosis, frequency measurement (CAC) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply pins; 12 dedicated VCC/VSS pairs ensure stable 4.0–5.5 V operation under high-current PWM switching |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins with automatic dead-time insertion and phase-counting mode for inverter control |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM output pins supporting 312-ps delay adjustment and interlocking with analog comparators |
| AD00–AD07, AD10–AD19 | Analog inputs | 12-bit ADC inputs (8 ch across two units) + 10-bit ADC inputs (20 ch); includes dedicated sample-and-hold and PGA paths |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF; used for analog feedback loop injection or reference trimming |
| CANRX, CANTX | CAN transceiver interface | Differential bus interface compliant with ISO11898-1; supports standard/extended frames and 32 configurable mailboxes |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine using real-time 10-bit ADC measurements |
| IEC60730 Safety Functions | Integrated oscillation-stop detection, CRC generator, IWDT with dedicated LOCO, ADC self-test voltages (VREFL0/VREFH0×1/2/VREFH0) |
| Precision PWM Timing | 312-ps resolution delay control on GPT PWM outputs enables sub-nanosecond dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-ADC Sampling | Three ADC units synchronized to capture 7 analog channels concurrently-critical for vector-controlled motor current sensing |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel on S12ADB units, enabling direct low-level current shunt signal conditioning |
Applications
| Industrial Motor Drives | Uninterruptible Power Supplies (UPS) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and servo systems. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via RXv1 FPU, synchronized PWM generation (MTU3/GPT), and simultaneous current/voltage sensing (dual S12ADB + ADA). Use Value: 312-ps PWM delay resolution enables precise dead-time compensation for SiC MOSFETs, reducing shoot-through risk and improving efficiency above 98%. |
Use Scenario: Digital control of bidirectional AC/DC and DC/AC stages in online double-conversion UPS systems. IC Role / Device Role / Timing Role: DPC hardware computes PID/lead-lag compensators using 10-bit ADC voltage/current samples; CAN handles battery management communication. Use Value: On-chip DPC offloads 100% of compensator math from CPU, freeing 165 DMIPS for communication, monitoring, and fault logging. |
| Solar Inverters | Industrial PLC Analog I/O Modules |
|
Use Scenario: MPPT and grid-synchronization control in string inverters with transformerless topologies. IC Role / Device Role / Timing Role: High-speed 10-bit ADC (20 ch @ 0.5 µs) captures PV voltage, DC-link, and grid current; GPT generates isolated gate-drive signals with adaptive dead time. Use Value: Simultaneous 7-channel sampling allows full-cycle grid waveform reconstruction at 50/60 Hz, enabling reactive power control per IEEE1547. |
Use Scenario: High-accuracy analog input conditioning and isolation in modular PLC backplanes with 4–20 mA and ±10 V interfaces. IC Role / Device Role / Timing Role: Dual 12-bit S12ADB units with PGA and window comparators perform real-time sensor diagnostics and over-range detection. Use Value: Integrated PGA eliminates external op-amp stages for low-level thermocouple/mV signals, reducing BOM cost and board area by >30%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | 512 KB flash, 48 KB RAM, same PLQP0120KA-A package, includes CAN module | Supports larger firmware for multi-stage power conversion with CAN-based system coordination | Select when firmware size exceeds 256 KB or CAN bus integration is required for master-slave topology |
| R5F563TCDDFA#V0 | 384 KB flash, 32 KB RAM, same package and peripheral set, no CAN module | Optimized for cost-sensitive single-stage converters where CAN is unused | Choose for simplified BOM and lower unit cost while retaining identical ADC/PWM/DPC capabilities |
Compared with R5F563TBDDFA#H0, R5F563TEADFA#V0 provides 256 KB more flash and CAN capability for distributed control, while R5F563TCDDFA#V0 offers 128 KB more flash than R5F563TBDDFA#H0 without CAN-making it ideal for flash-constrained but functionally identical digital power designs.
Availability
R5F563TBDDFA#H0 is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, solar inverters, and PLC analog I/O modules requiring stable component supply across extended production lifecycles.
Supply support for R5F563TBDDFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TBDDFA#H0-is engineered specifically for digital power supply control, integrating DPC hardware, high-resolution ADCs, and precision PWM to replace discrete DSP + FPGA implementations in AC/DC, DC/DC, and motor drive systems.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TBDDFA#H0?
The R5F563TBDDFA#H0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CISC Harvard architecture with 5-stage pipeline. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle), and divider (2-cycle). This architecture enables deterministic real-time execution essential for digital power control loops in the R5F563TBDDFA#H0.
Does the R5F563TBDDFA#H0 include CAN interface support?
No, the R5F563TBDDFA#H0 does not include the CAN module. Its part number suffix "DD" indicates "CAN module not included", as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants, consider R5F563TBADFA#V0 (same package, 256 KB flash, CAN included) or R5F563TEADFA#V0 (512 KB flash, CAN included). The R5F563TBDDFA#H0 retains all other peripherals including USB, SCI, RIIC, and RSPI.
What ADC resources are available on the R5F563TBDDFA#H0?
The R5F563TBDDFA#H0 integrates two 12-bit S12ADB units (8 total channels, 3 sample-and-hold circuits per unit, programmable gain amplifier with 11-step gain), one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK), and supports simultaneous sampling across 7 channels. All ADC units include self-diagnostic functions (VREFL0/VREFH0×1/2/VREFH0 generation) for IEC60730 compliance-key features of the R5F563TBDDFA#H0.
What package type and pin count does the R5F563TBDDFA#H0 use?
The R5F563TBDDFA#H0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body size and 0.5 mm pitch. This package is confirmed in Table 1.3 (List of Products) and Page 8 of the R01DS0087EJ0220 datasheet. It provides 72 GPIO pins (including 26 open-drain outputs), supports 5-V tolerant inputs, and includes an exposed thermal pad for enhanced power dissipation in high-duty-cycle digital power applications using the R5F563TBDDFA#H0.
How does the Digital Power Supply Controller (DPC) function in the R5F563TBDDFA#H0?
The DPC in the R5F563TBDDFA#H0 is a dedicated hardware accelerator for digital power control, performing 16-bit fixed-point compensator calculations (e.g., PID, lead-lag) using real-time measurements from the 10-bit ADC. It operates independently of the CPU, enabling deterministic loop execution below 1 µs. This offloads the RXv1 core and ensures consistent timing-critical for stable regulation in SMPS, UPS, and inverter applications powered by the R5F563TBDDFA#H0.
R5F563TBDDFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBDDFA#H0 FAQ
1.How can I place an order for R5F563TBDDFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBDDFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBDDFA#H0 reliable?
The price and inventory of R5F563TBDDFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBDDFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TBDDFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBDDFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBDDFA#H0?
R5F563TBDDFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBDDFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBDDFA#H0?
For technical support, including R5F563TBDDFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBDDFA#H0 requirements.
6.How does Aetrix verify that R5F563TBDDFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBDDFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBDDFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TBDDFA#H0?
All R5F563TBDDFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBDDFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBDDFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TBDDFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBDDFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

