Renesas R5F563TBDDFB#V0
- Part No.:
- R5F563TBDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TBDDFB#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,765
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBDDFB#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 256 Kbytes of on-chip flash, 24 Kbytes of SRAM, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C with 4.0–5.5 V supply and supports IEC60730-compliant safety functions including oscillation-stop detection and self-diagnostic A/D.
For engineers reviewing the R5F563TBDDFB#V0 datasheet, R5F563TBDDFB#V0 pinout, R5F563TBDDFB#V0 application, or R5F563TBDDFB#V0 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), simultaneous 7-channel ADC sampling, and integrated DPC calculation - critical for high-efficiency switched-mode power supplies and three-phase motor drives requiring real-time closed-loop control without CPU overhead.
Technical Context
The R5F563TBDDFB#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. Its memory subsystem includes zero-wait-state 100-MHz flash and SRAM, plus 32 Kbytes of reprogrammable data flash supporting background operation.
It features dual timer subsystems: MTU3 (8-channel 16-bit unit) and GPT (8-channel 16-bit unit), both synchronized to PCLKA up to 100 MHz, enabling non-overlapping three-phase complementary PWM with automatic dead-time insertion and sub-nanosecond delay control. The DPC unit executes fixed-point compensator calculations directly using ADC results - bypassing software intervention for power stage regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 Kbytes flash (no wait states @100 MHz), 24 Kbytes SRAM, 32 Kbytes data flash (100k erase/write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch) + GPT (8 ch), both @100 MHz PCLKA; 3-phase complementary PWM with auto-dead-time; 312-ps PWM delay resolution |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator math, fed directly by 10-bit ADC results |
| Safety & Compliance | IEC60730 support: oscillation-stop detection, CRC calculator, IWDT with dedicated 125-kHz LOCO, A/D self-diagnostic |
| Package & Temp | PLQP0144KA-A (144-pin LQFP, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Primary 4.0–5.5 V digital supply (VCC) and return (VSS); separate AVCC/AVSS for analog domains |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Configurable complementary PWM outputs (e.g., MTIOC0A/0B for 3-phase leg A); support dead-time insertion and phase counting |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four independent GPT channels (0–3) each with dual output pins for single- or three-phase complementary PWM |
| AD00–AD19 | Analog input channels | 20 dedicated pins for 10-bit ADA; AN000–AN007 shared with S12ADB for 12-bit conversion (dual ADC use requires pin multiplexing) |
| DA0 / DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF (0 V to VREF), usable for biasing, reference generation, or feedback injection |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface (SCIc channel 0) for debug, configuration, or host communication; supports LIN framing via SCId |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated USB Device Controller (UDC) with transceiver; supports bus-powered or self-powered mode; 2 KB on-chip RAM buffer |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator executing PID/compensator math on 10-bit ADC results - eliminates CPU polling and interrupt latency in SMPS regulation loops |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units (two S12ADB + one ADA) triggered synchronously - enables full-phase current/voltage capture in motor control before PWM update |
| Sub-Nanosecond PWM Timing Control | 312-ps resolution on GPT PWM edge delays (at 100 MHz ICLK) - allows precise dead-time tuning and gate-drive skew compensation in SiC/GaN inverters |
| IEC60730 Safety Hardware | On-chip CAC for clock accuracy measurement, IWDT with dedicated LOCO, A/D self-test voltages (VREFL0/VREFH0×1/2/VREFH0), and CRC engine - reduces external safety component count |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel - enables direct low-level current-sense signal digitization without external op-amps |
Applications
| Industrial Switched-Mode Power Supplies | Three-Phase BLDC Motor Drives |
|---|---|
|
Use Scenario: Digital control of 1–3 kW AC-DC or DC-DC converters using SiC MOSFETs. IC Role / Device Role / Timing Role: Real-time voltage/current loop regulation via DPC unit; synchronous ADC sampling of input/output rails and inductor current; 100-MHz PWM generation with adaptive dead-time. Use Value: Eliminates external DSP/FPGA for compensator math; achieves <1% output ripple and fast transient response (<50 µs) without firmware overhead. |
Use Scenario: Field-oriented control (FOC) of HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Simultaneous sampling of three-phase currents and DC bus voltage; generation of six complementary PWM signals with interlocked fault shutdown via POE3. Use Value: Enables full-cycle FOC execution in <2 µs; supports sensorless estimation using ADC window comparators for zero-crossing detection. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional AC-DC conversion with battery backup and grid synchronization. IC Role / Device Role / Timing Role: Dual ADC acquisition of AC line voltage/current and DC link; USB-based firmware updates; CRC-secured parameter storage in data flash. Use Value: Meets UL 1778 Class A harmonic limits via precise 100-kHz PWM; supports seamless transfer between grid/battery modes using hardware-triggered ADC sequences. |
Use Scenario: Grid-tied solar microinverters with MPPT and anti-islanding protection. IC Role / Device Role / Timing Role: High-speed ADC sampling for rapid MPPT perturb-and-observe; independent watchdog (IWDT) with dedicated oscillator ensures fail-safe shutdown during grid loss. Use Value: Achieves >98.5% peak efficiency via DPC-optimized PI tuning; meets IEEE 1547 anti-islanding response time (<2 s) using hardware CAC clock monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | 512 Kbytes flash, 48 Kbytes SRAM, identical peripherals but includes CAN module | Required where CAN bus communication is needed for system-level coordination (e.g., multi-inverter stacks or PLC integration) | Select R5F563TEADFB#V0 only if CAN is mandatory; otherwise R5F563TBDDFB#V0 offers optimal cost/performance for standalone power control. |
| STM32F334R8T6 | ARM Cortex-M4F @72 MHz, 64 Kbytes flash, no integrated DPC; relies on software-based compensator execution | Suitable for lower-power (<500 W) or cost-sensitive designs where hardware DPC acceleration is not required | R5F563TBDDFB#V0 delivers 2.8× higher DMIPS and deterministic DPC math - preferred for >1 kW systems demanding cycle-accurate regulation. |
Compared with R5F563TEADFB#V0, R5F563TBDDFB#V0 reduces flash/SRAM capacity but retains identical PWM precision, ADC concurrency, and DPC functionality - making it ideal for space-constrained, high-reliability power modules. Versus STM32F334R8T6, it provides hardware-accelerated control math and superior analog integration, reducing BOM count and firmware complexity in safety-critical inverters.
Availability
R5F563TBDDFB#V0 is available at Aetrix Electronics and suitable for industrial switched-mode power supplies, three-phase motor drives, uninterruptible power supplies, and renewable energy inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563TBDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBDDFB#V0 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-resolution analog front-ends, and safety features to replace discrete DSP + FPGA solutions in compact, high-efficiency inverters.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TBDDFB#V0?
The R5F563TBDDFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution essential for digital power supply control loops within the R5F563TBDDFB#V0.
Does the R5F563TBDDFB#V0 include a CAN interface?
No, the R5F563TBDDFB#V0 does not include a CAN module. Its part number suffix "DD" explicitly denotes "CAN module not included", as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants, consider the "TEADFB#V0" or "TCADFB#V0" versions. The R5F563TBDDFB#V0 retains all other core peripherals - including USB 2.0, multiple SCI/RSPI/I²C interfaces, and dual ADC subsystems - making it optimized for isolated power and motor control applications where CAN is unnecessary.
What analog-to-digital converter resources are available on the R5F563TBDDFB#V0?
The R5F563TBDDFB#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels × 2, with sample-and-hold, programmable gain amplifier, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across seven channels using coordinated triggers from MTU3 or GPT timers. All ADCs feature self-diagnostic functions compliant with IEC60730, and the 10-bit ADA operates at 0.5 µs per channel when clocked at 100 MHz - a capability fully retained in the R5F563TBDDFB#V0.
How does the Digital Power Supply Controller (DPC) function in the R5F563TBDDFB#V0?
The DPC in the R5F563TBDDFB#V0 is a dedicated 16-bit fixed-point hardware accelerator that performs compensator calculations (e.g., PID, lead-lag) directly using results from the 10-bit ADC. It operates autonomously without CPU intervention, accepting ADC data via internal bus and outputting control values to PWM registers. This enables cycle-accurate, low-latency regulation in switched-mode power supplies - a core capability preserved in the R5F563TBDDFB#V0 despite its reduced flash/SRAM versus higher-tier RX63T variants.
What package type and thermal characteristics does the R5F563TBDDFB#V0 use?
The R5F563TBDDFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 mm × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for operation from –40°C to +85°C (D version), with supply voltage range of 4.0–5.5 V for VCC/PLLVCC and AVCC/AVCC0. The thermal pad must be soldered to a PCB copper plane for reliable operation at full 100-MHz performance - a requirement explicitly defined for the R5F563TBDDFB#V0 in the official Renesas packaging documentation.
R5F563TBDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBDDFB#V0 FAQ
1.How can I place an order for R5F563TBDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBDDFB#V0 reliable?
The price and inventory of R5F563TBDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBDDFB#V0?
R5F563TBDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBDDFB#V0?
For technical support, including R5F563TBDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBDDFB#V0 requirements.
6.How does Aetrix verify that R5F563TBDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBDDFB#V0?
All R5F563TBDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563TBDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

