My Inquiry
My Account
Renesas R5F563TBDDFP#H1
- Part No.:
- R5F563TBDDFP#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBDDFP#H1.pdf
- Description:
- RX63T-H 256KB/24KB 5V 100LQFP -4
- Quantity:
- Payment:
- Shipping:
Inventory:2,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBDDFP#H1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN (optional, not included in this variant), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TBDDFP#H1 datasheet, R5F563TBDDFP#H1 pinout, R5F563TBDDFP#H1 application, or R5F563TBDDFP#H1 equivalent, key selection criteria include its 256 KB on-chip flash, 24 KB SRAM, 32 KB data flash, 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, and support for IEC60730 self-diagnostic functions including oscillation-stop detection and CRC calculation.
Technical Context
The R5F563TBDDFP#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It features dedicated DPC hardware for digital control loop computation in switched-mode power supplies, using real-time inputs from its 10-bit ADC (20 channels, 0.5 µs conversion time) and 12-bit ADCs (8 channels total, 1.0 µs conversion at 50 MHz ADCLK).
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit general PWM timer with programmable dead-time insertion and 312-ps PWM edge delay accuracy). The device supports IEC60730 compliance via integrated CAC (clock accuracy measurement), IWDT with dedicated 125-kHz LOCO, self-diagnostic A/D, and CRC calculator with three selectable polynomials.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states), 24 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| ADC | Two 12-bit S12ADB units (8 ch total, 1.0 µs @ 50 MHz ADCLK), one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312-ps PWM edge delay control at 100 MHz ICLK; MTU3/GPT deliver non-overlapping three-phase complementary waveforms |
| Digital Power Control | Dedicated DPC unit performs fixed-point compensator calculations using ADC inputs - enables closed-loop SMPS control without CPU overhead |
| IEC60730 Support | Integrated CAC, IWDT, self-diagnostic A/D, CRC generator (X⁸+X²+X+1, X¹⁶+X¹⁵+X²+1, X¹⁶+X¹²+X⁵+1), oscillation-stop detection |
| Package & Temp | PLQP0100KB-A (100-pin LQFP, 14×14 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V or 4.0–5.5 V) |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; PLL generates 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM, phase-counting, and A/D trigger generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four 16-bit general PWM channels with programmable dead time and 312-ps edge delay precision |
| AD00–AD19 | Analog input channels | 20 dedicated pins for 10-bit ADC; eight pins shared with 12-bit S12ADB (AN000–AN007) |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs (0 V to VREF), used for reference generation or analog feedback |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver supports 12 Mbps; requires external 1.5 kΩ pull-up on DP for device mode |
| TXD0–TXD4, RXD0–RXD4 | SCI serial communication | Five asynchronous/clock-synchronous SCI channels; SCId supports LIN protocol framing |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator computes PID/compensator equations in fixed-point arithmetic using real-time ADC inputs - offloads CPU and ensures deterministic loop timing |
| Simultaneous 7-channel ADC sampling | Three independent ADC units coordinate sampling across up to seven channels in one cycle - critical for vector-controlled motor drives and multi-phase SMPS current sensing |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel in S12ADB units - enables direct high-resolution current sensing without external op-amps |
| IEC60730-certifiable peripherals | On-chip CAC measures main clock/PLL/IWDT frequencies; self-diagnostic A/D validates internal references; CRC engine verifies firmware integrity |
| High-precision PWM timing | GPT delivers 312-ps resolution for PWM edge delays at 100 MHz - allows fine-tuned dead-time compensation and gate-drive skew correction |
Applications
| Industrial Inverter Control | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Real-time control of three-phase AC induction or PMSM motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Primary controller executing field-oriented control (FOC) algorithms, synchronizing PWM outputs with current-sense ADC sampling, and managing safety monitoring. Use Value: Integrated MTU3/GPT timers generate synchronized three-phase complementary PWM with automatic dead-time insertion; DPC unit accelerates PI loop computation using 10-bit ADC inputs. |
Use Scenario: Closed-loop regulation of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) requiring fast transient response and fault protection. IC Role / Device Role / Timing Role: Digital power controller performing voltage/current loop compensation, soft-start sequencing, overcurrent shutdown, and communication via SCI/USB. Use Value: DPC hardware executes compensator math in <1 µs; simultaneous 7-channel ADC sampling captures primary/secondary currents and voltages in one cycle; IWDT and CAC satisfy IEC60730 Class B requirements. |
| Motor Drive Reference Design | IEC60730-Certified Appliance Control |
|
Use Scenario: Development platform for BLDC motor control targeting white goods (washing machines, refrigerators) with sensorless commutation. IC Role / Device Role / Timing Role: Main MCU handling back-EMF estimation, six-step commutation, thermal monitoring, and user interface via SCI/USB. Use Value: On-chip 12-bit ADCs with PGA amplify low-level hall sensor or shunt signals; GPT's 312-ps delay tuning eliminates MOSFET shoot-through risk; 32 KB data flash stores calibration tables. |
Use Scenario: Safety-critical control unit in commercial kitchen equipment (ovens, fryers) requiring embedded self-test and fault logging. IC Role / Device Role / Timing Role: System monitor executing periodic diagnostics, validating clock accuracy, verifying memory integrity, and triggering safe shutdown on anomaly detection. Use Value: Integrated CAC confirms main oscillator stability; self-diagnostic A/D validates internal references (VREFL0, VREFH0×1/2); CRC engine checks boot firmware checksum - all required for Class B certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | 512 KB flash, 48 KB RAM, includes CAN module; same 100-pin LQFP package and DPC/DAC/ADC peripherals | Required where CAN bus communication is needed for system-level coordination (e.g., multi-inverter systems) | Select when CAN interface is mandatory and higher memory headroom is needed for complex control + communication stacks. |
| R5F563TBDDFB#V0 | Same 256 KB flash / 24 KB RAM spec but in 144-pin LQFP (PLQP0144KA-A); adds external bus interface and 81 GPIO | Suitable for designs needing parallel memory expansion or higher I/O count (e.g., HMI-integrated inverters) | Choose for scalability beyond 100 pins - retains identical DPC, ADC, and PWM capabilities while enabling external SRAM or display controllers. |
Compared with R5F563TBDDFP#H1, R5F563TEADFP#V0 provides CAN connectivity and doubled memory for feature-rich implementations, while R5F563TBDDFB#V0 offers pin-compatible scalability to 144 pins with external bus support - both retain identical DPC acceleration, ADC precision, and IEC60730 diagnostic features.
Availability
R5F563TBDDFP#H1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and IEC60730-certified appliance control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TBDDFP#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TBDDFP#H1 - was designed specifically for digital power conversion and motor control, integrating hardware-accelerated control logic, high-precision analog front-ends, and functional safety peripherals to replace discrete DSP + FPGA solutions.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TBDDFP#H1?
The R5F563TBDDFP#H1 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution essential for digital power and motor control loops in the R5F563TBDDFP#H1.
Does the R5F563TBDDFP#H1 include CAN interface functionality?
No, the R5F563TBDDFP#H1 does not include the CAN module. Its part number suffix "DD" indicates the CAN-disabled variant (per Renesas documentation R01DS0087EJ0220 Table 1.3). CAN is present only in "TE", "TC", and "TB" variants with "AD" or "BD" suffixes - for example, R5F563TEADFP#V0 includes CAN. The R5F563TBDDFP#H1 retains all other peripherals including USB 2.0, multiple SCI, RSPI, and RIIC interfaces.
What analog-to-digital converter resources are integrated into the R5F563TBDDFP#H1?
The R5F563TBDDFP#H1 integrates three ADC subsystems: two 12-bit S12ADB units (totaling 8 channels with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK). It supports simultaneous sampling across up to seven channels using coordinated triggers from MTU3 or GPT timers - a capability critical for vector-controlled motor drives and multi-phase SMPS monitoring in the R5F563TBDDFP#H1.
How does the Digital Power Supply Controller (DPC) in the R5F563TBDDFP#H1 improve SMPS design?
The DPC in the R5F563TBDDFP#H1 is a dedicated hardware unit that performs fixed-point compensator calculations (e.g., PID, lead-lag) using real-time ADC inputs - executing in under 1 µs without CPU intervention. This enables deterministic, jitter-free digital control loops for LLC resonant or phase-shifted full-bridge converters. By offloading math-intensive operations from the RX CPU, the DPC preserves processing bandwidth for communication, safety monitoring, and user interface tasks in the R5F563TBDDFP#H1.
What IEC60730 compliance features are implemented in the R5F563TBDDFP#H1?
The R5F563TBDDFP#H1 includes multiple hardware features required for IEC60730 Class B certification: Clock Accuracy Measurement Circuit (CAC) for oscillator validation, Independent Watchdog Timer (IWDT) with dedicated 125-kHz LOCO, self-diagnostic A/D converter generating internal test voltages (VREFL0, VREFH0×1/2), CRC calculator with three polynomials, and oscillation-stop detection logic. These are documented in Renesas' R01DS0087EJ0220 datasheet and directly supported in the R5F563TBDDFP#H1 silicon.
R5F563TBDDFP#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBDDFP#H1 FAQ
1.How can I place an order for R5F563TBDDFP#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBDDFP#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBDDFP#H1 reliable?
The price and inventory of R5F563TBDDFP#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBDDFP#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TBDDFP#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBDDFP#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBDDFP#H1?
R5F563TBDDFP#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBDDFP#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBDDFP#H1?
For technical support, including R5F563TBDDFP#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBDDFP#H1 requirements.
6.How does Aetrix verify that R5F563TBDDFP#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBDDFP#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBDDFP#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TBDDFP#H1?
All R5F563TBDDFP#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBDDFP#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBDDFP#H1 part is unused and in its original packaging.
Return procedure for R5F563TBDDFP#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBDDFP#H1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
