Renesas R5F563TBDDFP#V0
- Part No.:
- R5F563TBDDFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBDDFP#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,776
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBDDFP#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN (optional, not included in this variant), and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and targets IEC60730-compliant industrial inverters.
For engineers reviewing the R5F563TBDDFP#V0 datasheet, R5F563TBDDFP#V0 pinout, R5F563TBDDFP#V0 application, or R5F563TBDDFP#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, on-chip DPC unit for SMPS feedback loop computation, and support for both 3.3-V and 5-V analog supply rails in a 100-pin LQFP package.
Technical Context
The R5F563TBDDFP#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its memory subsystem includes 256 Kbytes of zero-wait-state flash, 24 Kbytes of SRAM, and 32 Kbytes of data flash rated for 100,000 erase/write cycles.
Timing peripherals include MTU3 (8-channel 16-bit timer with three-phase complementary PWM), GPT (4-channel 16-bit general PWM timer with sub-nanosecond delay control), and CMT (4-channel compare match timer). The device supports IEC60730 safety functions including oscillation-stop detection, CRC calculation, IWDT with dedicated LOCO, and self-diagnostic A/D converter routines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with FPU, 165 DMIPS @ 100 MHz - enables real-time floating-point control loops without external coprocessor. |
| Flash / RAM | 256 Kbytes main flash (no wait states @ 100 MHz); 24 Kbytes SRAM - sufficient for complex motor control firmware with dual ADC buffering. |
| ADC System | Dual 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA (20 ch); simultaneous 7-channel sampling - supports multi-sensor current/voltage sensing in 3-phase inverters. |
| PWM Timing | GPT channels 0–3 support 312-ps PWM edge delay resolution @ 100 MHz ICLK - enables precise dead-time insertion and gate-drive skew compensation. |
| Digital Power Control | On-chip DPC unit with fixed-point arithmetic engine - executes compensator calculations for digitally controlled SMPS without CPU intervention. |
| Package & Temp | PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5-mm pitch); operating range –40°C to +85°C - suitable for industrial ambient conditions with standard reflow assembly. |
| Supply Voltage | VCC = 4.0–5.5 V (5-V product); AVCC0/AVCC = 4.0–5.5 V - allows direct interfacing with 5-V analog sensors and gate drivers. |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins per power domain (digital core, analog, USB, PLL) - enable low-noise partitioning and independent decoupling. |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer output capture pins supporting three-phase complementary PWM - directly drive gate drivers with hardware-dead-time generation. |
| AD00–AD19 | Analog input channels | 20 dedicated pins for 10-bit ADC; AD00–AD07 shared with 12-bit S12ADB units - supports concurrent high- and medium-resolution sensing paths. |
| DA0, DA1 | Digital-to-analog outputs | Two buffered 10-bit DAC outputs - generate reference voltages or analog control signals for external comparators or op-amps. |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) transceiver with integrated termination - enables field firmware updates and host diagnostics without external PHY. |
| SCI0_TXD, SCI0_RXD | Asynchronous serial interface | UART channel with baud rate generator and LIN support - used for debug logging, parameter tuning, or communication with supervisory controllers. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware DPC Engine | Fixed-point compensator calculator optimized for digital SMPS control - offloads PID/lead-lag computations from CPU, reducing jitter in feedback loops. |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units synchronized via MTU3 trigger - captures phase currents, DC-link voltage, and temperature simultaneously for vector control. |
| Sub-Nanosecond PWM Delay Control | GPT channels support 312-ps edge timing resolution - enables precise gate-drive timing alignment critical for SiC/GaN inverter efficiency and EMI reduction. |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC unit, IWDT with dedicated LOCO, and A/D self-test - reduces external safety component count for Class B certification. |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per S12ADB channel - eliminates external signal conditioning for shunt-based current sensing across wide dynamic range. |
Applications
| Industrial Motor Inverters | Digital Switch-Mode Power Supplies |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase AC induction or PMSM motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, PWM generation, and synchronized multi-channel current/voltage acquisition. Use Value: Hardware-accelerated DPC and sub-ns PWM delay control reduce CPU load and improve torque ripple suppression below 0.5% THD. |
Use Scenario: Digitally regulated AC/DC or DC/DC converters for telecom rectifiers and server PSUs requiring adaptive voltage positioning. IC Role / Device Role / Timing Role: Execution of digital compensator algorithms, ADC sampling of output voltage/current, and generation of isolated gate-drive signals. Use Value: On-chip DPC engine computes control parameters using 10-bit ADC results, enabling <10 µs loop update times without external DSP. |
| Uninterruptible Power Systems | Grid-Tied Solar Inverters |
|
Use Scenario: Dual-conversion UPS systems requiring seamless transfer between line and battery modes with harmonic mitigation. IC Role / Device Role / Timing Role: Coordination of rectifier and inverter stages, grid synchronization, and real-time harmonic analysis via FFT-capable ADC sampling. Use Value: Simultaneous 7-channel ADC sampling captures full-line-cycle waveforms for active harmonic filtering, improving THD to <3%. |
Use Scenario: Single-phase or three-phase photovoltaic inverters feeding energy into utility grids with anti-islanding protection. IC Role / Device Role / Timing Role: Grid synchronization (PLL), MPPT algorithm execution, DC-link voltage regulation, and fault detection (ground fault, islanding). Use Value: Integrated IWDT with dedicated LOCO and oscillation-stop detection satisfies UL1741 SA anti-islanding timing requirements (<2 s response). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | 512 Kbytes flash, 48 Kbytes RAM, includes CAN module - same 100-pin LQFP package and DPC engine. | Required where CAN bus communication with higher-layer controllers (e.g., PLCs or SCADA) is mandatory. | Select when CAN physical layer integration is needed without adding external transceivers or protocol stacks. |
| R5F563TCDDFP#V0 | 384 Kbytes flash, 32 Kbytes RAM, no CAN - identical package, voltage rating, and temperature grade. | Suitable for cost-sensitive digital power designs where CAN is unused and firmware size is ≤384 KB. | Choose for BOM cost reduction where flash headroom and RAM usage remain within 384/32 KB limits. |
Compared with R5F563TBDDFP#V0, the R5F563TEADFP#V0 adds CAN capability and memory headroom for larger control algorithms, while the R5F563TCDDFP#V0 trades flash/RAM capacity for lower unit cost - all three share identical DPC acceleration, PWM precision, and ADC architecture for digital power applications.
Availability
R5F563TBDDFP#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, uninterruptible power systems, and grid-tied solar inverters requiring stable component supply across extended production lifecycles.
Supply support for R5F563TBDDFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The RX63T Group, including R5F563TBDDFP#V0, was engineered specifically for digital power conversion and motor control - integrating hardware DPC, high-precision PWM, and safety-certified peripherals in a single chip.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBDDFP#V0?
The R5F563TBDDFP#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RXv1 CPU core with integrated IEEE-754 single-precision floating-point unit. This enables deterministic execution of complex control algorithms such as field-oriented motor control and digital power supply compensation without external co-processors. The R5F563TBDDFP#V0 achieves this performance with zero-wait-state access to both flash and SRAM.
Does the R5F563TBDDFP#V0 include a CAN interface?
No, the R5F563TBDDFP#V0 does not include an integrated CAN module. Its part number suffix "DD" indicates the "CAN module not included" configuration, as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants, consider the R5F563TEADFP#V0 or R5F563TCADFP#V0. The R5F563TBDDFP#V0 retains all other peripherals including USB 2.0, multiple SCI channels, RSPI, and RIIC interfaces.
What ADC resources are available on the R5F563TBDDFP#V0?
The R5F563TBDDFP#V0 integrates two 12-bit S12ADB units (4 channels each, total 8 channels) with sample-and-hold circuits, programmable gain amplifiers, and window comparators, plus one 10-bit ADA unit with 20 channels. It supports simultaneous sampling across up to 7 channels using hardware triggers from MTU3 or GPT timers. All ADCs operate with configurable clock sources and support self-diagnostic functions required for IEC60730 compliance. The R5F563TBDDFP#V0 uses these resources for multi-sensor acquisition in motor and power supply applications.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TBDDFP#V0?
The DPC in the R5F563TBDDFP#V0 is a dedicated fixed-point arithmetic unit that accelerates digital compensator calculations for switched-mode power supplies - executing PID, lead-lag, or state-space control laws using ADC measurement inputs. It operates independently of the CPU, enabling sub-microsecond loop update times and deterministic timing. This hardware acceleration is central to the R5F563TBDDFP#V0's role in high-efficiency, high-reliability digital power designs.
What package type and pin count does the R5F563TBDDFP#V0 use?
The R5F563TBDDFP#V0 is housed in a PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size and 0.5 mm pitch. This package includes an exposed thermal pad for enhanced heat dissipation in high-power control applications and supports standard surface-mount reflow processes. Pin assignments align with the RX63T Group's 100-pin footprint, ensuring compatibility with existing layout templates for R5F563TEADFP#V0 and R5F563TCDDFP#V0 variants.
R5F563TBDDFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBDDFP#V0 FAQ
1.How can I place an order for R5F563TBDDFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBDDFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBDDFP#V0 reliable?
The price and inventory of R5F563TBDDFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBDDFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBDDFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBDDFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBDDFP#V0?
R5F563TBDDFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBDDFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBDDFP#V0?
For technical support, including R5F563TBDDFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBDDFP#V0 requirements.
6.How does Aetrix verify that R5F563TBDDFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBDDFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBDDFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBDDFP#V0?
All R5F563TBDDFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBDDFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBDDFP#V0 part is unused and in its original packaging.
Return procedure for R5F563TBDDFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBDDFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

