Renesas R5F563TBDDFP#V1
- Part No.:
- R5F563TBDDFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TBDDFP#V1.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,305
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBDDFP#V1 from Renesas is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, and dual 12-bit ADCs with sample-and-hold and programmable gain amplifiers-designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBDDFP#V1 datasheet, R5F563TBDDFP#V1 pinout, R5F563TBDDFP#V1 application, or R5F563TBDDFP#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (10 × 10 mm, 0.5 mm pitch), confirmed CAN exclusion, IEC60730-compliant self-diagnostic features, and real-world timing-critical use cases in PWM-controlled power conversion.
Technical Context
The R5F563TBDDFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and hardware-accelerated multiply-accumulate units optimized for digital power control loops. Its clock system integrates PLL, LOCO, and CAC for frequency accuracy measurement-critical for IEC60730-certified systems.
It features two independent 12-bit ADC units (S12ADB) supporting simultaneous 7-channel sampling, window comparators, and self-diagnostic voltage generation (VREFL0, VREFH0×1/2, VREFH0), plus one 10-bit ADC (ADA) with 20 channels and 0.5 µs conversion time at 100 MHz ADCLK-enabling high-fidelity current/voltage sensing in SMPS feedback paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states @100 MHz), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA (20 ch); 1.0 µs per channel @50 MHz PCLKD |
| PWM Timers | MTU3 (8 ch @100 MHz) + GPT (4 ch @100 MHz) with three-phase complementary output and dead-time control |
| Digital Power Control | Dedicated DPC unit with robust algorithm; uses ADA results for compensatory calculations in SMPS |
| Operating Range | –40°C to +85°C (D version), 4.0–5.5 V main supply, 3.0–3.6 V USB supply |
| Package | PLQP0100KB-A, 100-pin LQFP, 14 × 14 mm, 0.5 mm pitch, RoHS compliant |
Pinout & Package
PLQP0100KB-A is a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Renesas R01DS0087EJ0220 Rev.2.20, Table 1.2 and Section 3.1 (Pin Functions). The R5F563TBDDFP#V1 supports 57 GPIO pins, including 16 open-drain outputs and 21 input-only pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 4.0–5.5 V core supply; separate AVCC/AVSS for analog domain; decoupling required per datasheet layout guidelines |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight dedicated pins for complementary PWM output; POE3-controlled high-impedance state for fault protection |
| AD000–AD007 / AD100–AD103 | Analog inputs | Eight 12-bit ADC inputs across two units; support simultaneous sampling and programmable gain amplifier (11 gain steps) |
| DA0 / DA1 | D/A converter outputs | Two 10-bit voltage outputs (0 V to VREF); used for reference generation or analog feedback conditioning |
| USB_VBUS / USB_D+ / USB_D− | USB 2.0 full-speed interface | Integrated transceiver; supports bus-powered mode; requires external 1.5 kΩ pull-up on D+ |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation unit for SMPS compensator design; accepts raw 10-bit ADC results directly |
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator (3 polynomials), IWDT with dedicated LOCO, A/D self-diagnostic (VREFL0/VREFH0×1/2/VREFH0) |
| PWM Timing Precision | GPT supports 312 ps PWM edge delay resolution @100 MHz ICLK-enables fine-grained dead-time tuning in 3-phase inverter gate drivers |
| ADC Simultaneous Sampling | Three ADC units can sample 7 channels concurrently-critical for vector control of PMSM/BLDC motors using current reconstruction |
| Low-Power Operation | Four low-power modes (Sleep, All-module clock stop, Software standby, Deep software standby); LVD with configurable trip points |
Applications
| Industrial Motor Drives | Digital Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via RXv1 FPU and DPC; synchronized 7-channel ADC sampling triggers PWM updates every 10 µs. Use Value: Eliminates need for external DSP or FPGA; 100 MHz deterministic interrupt latency ensures <5 µs current-loop response. |
Use Scenario: Digital control of isolated DC-DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop voltage/current regulation using DPC unit; 10-bit ADA measures output ripple at 2 MHz, feeding error signals to compensator. Use Value: Reduces BOM count by integrating ADC, DAC, PWM timers, and control math-no external op-amps or analog compensators required. |
| Uninterruptible Power Supplies | Grid-Tied Solar Inverters |
Use Scenario: Bidirectional AC/DC conversion with battery backup and harmonic filtering. IC Role / Device Role / Timing Role: Dual 12-bit ADCs monitor line voltage, battery voltage, and inverter output current; MTU3 generates interleaved 3-phase PWM with automatic dead-time insertion. Use Value: Simultaneous sampling eliminates phase skew between voltage and current measurements-essential for accurate RMS and THD calculation. |
Use Scenario: MPPT and grid-synchronization in residential solar microinverters. IC Role / Device Role / Timing Role: GPT timers generate precise 50/60 Hz sine-wave PWM; CAC verifies PLL stability against grid frequency drift; CRC validates firmware updates over CAN. Use Value: Meets IEC62109 and UL1741 SA requirements via built-in oscillation detection, self-test, and secure boot support. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | Same PLQP0100KB-A package, 512 KB flash, 48 KB RAM, includes CAN module | Required where CAN-based system-level communication (e.g., Modbus over CAN) is needed alongside power control | Select when firmware size exceeds 256 KB or CAN diagnostics are mandatory; no PCB change required |
| R5F563TCDDFP#V0 | Same package, 384 KB flash, 32 KB RAM, no CAN, D-version temp range | Suitable for cost-sensitive SMPS designs without field-upgrade or complex diagnostics | Choose for lower memory footprint and reduced licensing cost; identical pinout and peripheral set except flash/RAM sizing |
Compared with R5F563TBDDFP#V1, R5F563TEADFP#V1 adds CAN and doubles flash/RAM for firmware extensibility, while R5F563TCDDFP#V0 reduces memory capacity but maintains identical analog/peripheral timing specs-making both viable alternatives depending on communication and code-size requirements.
Availability
R5F563TBDDFP#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, uninterruptible power supplies, and grid-tied solar inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F563TBDDFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT applications.
The RX63T Group-including R5F563TBDDFP#V1-is engineered specifically for digital power conversion, integrating high-precision ADCs, deterministic PWM, and hardware DPC to replace discrete analog controllers in SMPS and motor drive systems.
FAQ
Does R5F563TBDDFP#V1 include a CAN controller?
No, R5F563TBDDFP#V1 does not include a CAN module. Per Renesas R01DS0087EJ0220 Rev.2.20 Table 1.3, the "DD" suffix indicates CAN exclusion. This distinguishes it from "TE", "TC", and "TB" variants with "AD" or "BD" suffixes, which integrate ISO11898-1 compliant CAN with 32 mailboxes. R5F563TBDDFP#V1 relies on SCI or RSPI for serial communication.
What is the maximum ADC sampling rate supported by R5F563TBDDFP#V1?
R5F563TBDDFP#V1 supports up to 1 MSPS per channel on its dual 12-bit S12ADB units (1.0 µs conversion time at 50 MHz PCLKD), and 2 MSPS on its 10-bit ADA unit (0.5 µs at 100 MHz ADCLK). Simultaneous sampling across 7 channels is achievable using coordinated trigger sources from MTU3 or GPT timers.
Is R5F563TBDDFP#V1 qualified for IEC60730 Class B compliance?
Yes, R5F563TBDDFP#V1 includes multiple hardware features required for IEC60730 Class B: oscillation-stop detection, frequency measurement via CAC, CRC calculator with three polynomials, independent watchdog timer (IWDT) with dedicated LOCO, and A/D self-diagnostic function generating VREFL0, VREFH0×1/2, and VREFH0 reference voltages.
What package type and dimensions does R5F563TBDDFP#V1 use?
R5F563TBDDFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 × 14 mm with 0.5 mm pitch and an exposed thermal pad. This package is specified in Renesas documentation R01DS0087EJ0220 Rev.2.20 Page 8 and supports 57 GPIO pins, including 16 open-drain outputs.
Can R5F563TBDDFP#V1 execute floating-point operations in hardware?
Yes, R5F563TBDDFP#V1 integrates a single-precision IEEE-754 floating-point unit (FPU) within its RXv1 CPU core. It supports 8 floating-point instructions and delivers 165 DMIPS at 100 MHz-enabling efficient execution of motor control algorithms, PID loops, and mathematical transforms without software emulation overhead.
R5F563TBDDFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBDDFP#V1 FAQ
1.How can I place an order for R5F563TBDDFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBDDFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBDDFP#V1 reliable?
The price and inventory of R5F563TBDDFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBDDFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TBDDFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBDDFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBDDFP#V1?
R5F563TBDDFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBDDFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBDDFP#V1?
For technical support, including R5F563TBDDFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBDDFP#V1 requirements.
6.How does Aetrix verify that R5F563TBDDFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TBDDFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBDDFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TBDDFP#V1?
All R5F563TBDDFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBDDFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBDDFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TBDDFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBDDFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

