Renesas R5F563TBEDFA#V0
- Part No.:
- R5F563TBEDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TBEDFA#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBEDFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C with 256 KB on-chip flash and 24 KB SRAM in a 120-pin LQFP package.
For engineers reviewing the R5F563TBEDFA#V0 datasheet, R5F563TBEDFA#V0 pinout, R5F563TBEDFA#V0 application, or R5F563TBEDFA#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC for switched-mode power supply compensation, and CAN interface support - all validated for IEC60730 Class B compliance.
Technical Context
The R5F563TBEDFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized operation of MTU3 timers (100 MHz), GPT (100 MHz), S12ADB ADCs (50 MHz), and ADA ADC (100 MHz).
It features dual timer subsystems: MTU3 (8 channels, three-phase complementary PWM with automatic dead-time insertion) and GPT (8 channels, phase-shifted three-phase PWM generation with interlocking comparator inputs). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC measurements - a dedicated hardware accelerator not found in general-purpose MCUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM edge timing control and 1-μs ADC conversion |
| Memory | 256 KB on-chip flash (no wait states), 24 KB SRAM, 8 KB data flash (100,000 write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA ADC (20 ch) |
| PWM & Timing | MTU3: 2× three-phase complementary PWM outputs; GPT: 4× single-phase or 1× three-phase + 1× single-phase complementary PWM |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for real-time compensator calculation using 10-bit ADC inputs |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 FS (1 port), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Operating Range | –40°C to +85°C; 4.0–5.5 V main supply (VCC/PLLVCC), 3.0–3.6 V or 4.0–5.5 V analog supply (AVCC0) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Main power supply and ground | 12 dedicated VCC/VSS pairs ensure stable 4.0–5.5 V core operation and noise immunity for analog peripherals |
| AVCC0, AVSS0 | Analog power domain supply | Separate 3.0–5.5 V analog rail supports 12-bit ADC accuracy and programmable gain amplifier linearity |
| MTIOC0A–MTIOC7B | MTU3 waveform input/output | Hardware-controlled complementary PWM outputs with automatic dead-time insertion for inverter gate driving |
| GTIOCA0–GTIOCB3 | GPT waveform input/output | Configurable complementary PWM pins supporting phase-shifted three-phase output without CPU overhead |
| ADTRG0–ADTRG7 | ADC trigger inputs | Direct hardware triggering from MTU3/GPT timers enables deterministic, jitter-free sampling synchronization |
| POE0, POE4, POE8, POE10–POE12 | Port Output Enable control | Hardware-initiated high-impedance state for PWM outputs during fault conditions (e.g., short-circuit detection) |
| TXD0–TXD4, RXD0–RXD4 | SCI serial communication | Five full-duplex asynchronous/clock-synchronous interfaces supporting LIN, smart-card, SPI, and I²C emulation |
| CTX0, CRX0 | CAN transceiver interface | Differential CANH/CANL physical layer interface compliant with ISO 11898-1, supporting 1 Mbps operation |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit |
| High-Precision PWM Timing | 312-ps resolution delay control on GPT PWM outputs enables precise dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-Channel Sampling | Three ADC units allow concurrent sampling on up to 7 channels - critical for vector-controlled motor drives |
| Dedicated Digital Power Controller | Hardware DPC unit executes PID/compensator algorithms on 10-bit ADC results without CPU intervention |
| Robust Fault Handling | POE3 module triggers immediate PWM shutdown via comparator or software upon overcurrent/short-circuit detection |
| Floating-Point Acceleration | IEEE-754 single-precision FPU enables efficient field-oriented control (FOC) math without software emulation overhead |
Applications
| Motor Drive Inverter | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: 3-phase BLDC/PMSM inverter control in HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Real-time FOC execution, space-vector PWM generation, and current/voltage sensing coordination. Use Value: MTU3's three-phase complementary PWM with auto-dead-time and simultaneous 7-channel ADC sampling eliminate CPU bottlenecks and reduce current-loop latency. |
Use Scenario: Digitally controlled LLC resonant converter in telecom rectifiers or server PSUs. IC Role / Device Role / Timing Role: Closed-loop voltage/current regulation using DPC hardware acceleration and 100-MHz PWM timing. Use Value: DPC unit computes compensator outputs directly from 10-bit ADC samples, enabling >100 kHz control bandwidth without firmware overhead. |
| Solar Microinverter | Industrial PLC Analog I/O Module |
|
Use Scenario: Grid-tied single-phase inverter with MPPT and anti-islanding protection. IC Role / Device Role / Timing Role: Dual ADC acquisition (PV voltage/current + grid voltage/current), isolation-safe communication, and safety monitoring. Use Value: Self-diagnostic ADC, CRC, IWDT, and oscillation detection satisfy IEC60730 Class B requirements for functional safety certification. |
Use Scenario: High-accuracy analog input conditioning and signal processing in modular PLC backplanes. IC Role / Device Role / Timing Role: Precision 12-bit ADC front-end with programmable gain amplifier and window comparator for sensor fault detection. Use Value: Three independent sample-and-hold circuits per ADC unit enable synchronized multi-sensor acquisition (e.g., temperature, pressure, current). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | 512 KB flash, 48 KB RAM, same package and peripheral set; includes CAN module | Required where larger firmware footprint or CAN-based system diagnostics are needed | Select when future firmware expansion or CAN-based commissioning is planned |
| R5F563TCADFA#V0 | 384 KB flash, 32 KB RAM, identical analog/peripheral configuration and DPC support | Suitable for cost-sensitive designs with moderate firmware size and identical power/motor control needs | Choose for balanced cost-performance where 256 KB flash is insufficient but 512 KB is excessive |
Compared with R5F563TBEDFA#V0, R5F563TEADFA#V0 offers greater code storage and RAM for complex control stacks, while R5F563TCADFA#V0 provides intermediate memory capacity without sacrificing DPC, ADC, or PWM capabilities - both retain identical timing precision, safety features, and analog subsystem architecture.
Availability
R5F563TBEDFA#V0 is available at Aetrix Electronics and suitable for digital power supply design, motor inverter control, solar microinverters, and industrial analog I/O modules requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TBEDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TBEDFA#V0 - was designed specifically for high-fidelity digital power conversion and real-time motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features aligned with IEC60730.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBEDFA#V0?
The R5F563TBEDFA#V0 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. This enables deterministic execution of field-oriented control algorithms and real-time digital power supply compensation within strict timing budgets.
Does the R5F563TBEDFA#V0 include a CAN interface?
No, the R5F563TBEDFA#V0 does not include the CAN module. Per Renesas documentation (R01DS0087EJ0220, Table 1.3), only parts with "E" or "B" in the third character (e.g., R5F563TE… or R5F563TB…) and "D" in the fourth character (e.g., …DD…) denote CAN-disabled variants. R5F563TBEDFA#V0 uses "ED", confirming CAN exclusion.
What analog-to-digital converter resources are available on the R5F563TBEDFA#V0?
The R5F563TBEDFA#V0 integrates two 12-bit S12ADB ADC units (4 channels each, with three sample-and-hold circuits, programmable gain amplifiers, and window comparators) and one 10-bit ADA ADC with 20 input channels. It supports simultaneous sampling across up to 7 channels - essential for synchronized current/voltage acquisition in motor and power applications.
How does the Digital Power Supply Controller (DPC) function in the R5F563TBEDFA#V0?
The DPC in the R5F563TBEDFA#V0 is a dedicated 16-bit fixed-point hardware accelerator that performs real-time compensator calculations (e.g., PID, Type II/III) using measurement data from the 10-bit ADA ADC. It operates independently of the CPU, enabling >100 kHz control loop bandwidth without firmware overhead or jitter.
What package type and pin count does the R5F563TBEDFA#V0 use?
The R5F563TBEDFA#V0 is housed in a PLQP0120KA-A package: a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. This package supports 72 GPIOs, including 26 open-drain outputs and 21 input-only pins, and is rated for operation from –40°C to +85°C.
R5F563TBEDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBEDFA#V0 FAQ
1.How can I place an order for R5F563TBEDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBEDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBEDFA#V0 reliable?
The price and inventory of R5F563TBEDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBEDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBEDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBEDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBEDFA#V0?
R5F563TBEDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBEDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBEDFA#V0?
For technical support, including R5F563TBEDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBEDFA#V0 requirements.
6.How does Aetrix verify that R5F563TBEDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBEDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBEDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBEDFA#V0?
All R5F563TBEDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBEDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBEDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TBEDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBEDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

