Renesas R5F563TBEDFH#V0
- Part No.:
- R5F563TBEDFH#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TBEDFH#V0.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 112LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,194
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TBEDFH#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 256 KB on-chip flash, 24 KB SRAM, dual 12-bit ADCs (8-channel total), one 10-bit ADC (20-channel), two 10-bit DACs, and CAN interface - designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TBEDFH#V0 datasheet, R5F563TBEDFH#V0 pinout, R5F563TBEDFH#V0 application, or R5F563TBEDFH#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0112JA-A (112-pin LQFP, 20×20 mm, 0.65 mm pitch), confirmed PWM timing resolution (312 ps at 100 MHz), IEC60730-compliant self-diagnostic features, and real-world alternative part guidance.
Technical Context
The R5F563TBEDFH#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling deterministic 165 DMIPS execution at 100 MHz. It integrates dedicated Digital Power Supply Controller (DPC) hardware for real-time compensatory calculations in switched-mode power supplies.
Its analog subsystem includes three independent A/D converters: two 12-bit S12ADB units (4 channels × 2, with programmable gain amplifiers and window comparators) and one 10-bit ADA unit (20 channels), all supporting simultaneous sampling and IEC60730 self-test functions. The GPT timer supports 312-ps PWM delay control and three-phase complementary waveform generation with hardware dead-time insertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states), 24 KB SRAM, 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit ADCs (8 ch, 1 µs conv.), one 10-bit ADC (20 ch, 0.5 µs conv.), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary), GPT (4 ch, 312-ps delay resolution), CMT (4 ch) |
| Communication | CAN v2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× I²C, 2× RSPI, no external bus |
| Power & Temp | Single 4.0–5.5 V supply (VCC/PLLVCC), –40°C to +85°C (D version), 112-pin LQFP |
Pinout & Package
Package: PLQP0112JA-A, 112-pin LQFP, 20 × 20 mm body, 0.65 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core (VCC), analog (AVCC0), USB (VCC_USB), and multiple ground returns - critical for noise isolation in mixed-signal motor control |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output; support non-overlapping gate drive for 3-phase inverters without CPU overhead |
| AD00–AD07, AD10–AD17 | Analog input channels | Eight dedicated 12-bit ADC inputs across two S12ADB units; enable simultaneous sampling of voltage/current feedback in PFC and inverter stages |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit DACs for analog reference generation (e.g., current limit thresholds or soft-start ramps) with monotonicity guaranteed |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five full-duplex SCI channels; support UART-based host communication, LIN bus (SCId), and isolated debug interfaces |
| CANH, CANL | CAN differential bus interface | Integrated CAN transceiver compliant with ISO 11898-1; supports 32 message mailboxes for robust real-time motor command and status exchange |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for PID/compensator loops - reduces CPU load by >70% vs. software-only implementation |
| IEC60730 Compliance Support | On-chip oscillation-stop detection, CRC calculator, ADC self-diagnostic, IWDT with dedicated LOCO - enables Class B certification without external components |
| High-Resolution PWM Timing | GPT channels 0–3 support 312-ps delay adjustment (at 100 MHz ICLK) - enables precise dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) can trigger concurrently - captures synchronized voltage, current, and temperature for real-time vector control |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per S12ADB channel - allows direct connection of low-level shunt resistor signals without external op-amps |
Applications
| Industrial Motor Drives | Digital AC-DC Power Supplies |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating six PWM gate signals via MTU3/GPT, sampling phase currents via dual S12ADB with simultaneous capture. Use Value: Hardware DPC offloads compensator math; 312-ps PWM delay enables <10 ns dead-time precision for SiC MOSFETs; PGA eliminates external signal conditioning. |
Use Scenario: Digitally controlled LLC resonant converter with adaptive frequency modulation and over-current protection. IC Role / Device Role / Timing Role: Real-time power stage controller using DPC for voltage loop compensation, 10-bit ADA for fast current sensing (0.5 µs conversion), and CAN for system-level telemetry. Use Value: Simultaneous 20-channel ADC sampling captures resonant tank waveforms; integrated CRC and IWDT satisfy IEC60730 Class B requirements out-of-box. |
| Solar Microinverters | Uninterruptible Power Supplies (UPS) |
|
Use Scenario: Grid-tied microinverter with MPPT, DC-AC inversion, and anti-islanding detection. IC Role / Device Role / Timing Role: Dual-role controller managing MPPT (via ADC + DPC) and grid-synchronized PWM generation (MTU3 + GPT) with sub-cycle response. Use Value: Two independent 12-bit ADCs sample panel voltage/current and AC output simultaneously; USB interface enables firmware updates in-field without disassembly. |
Use Scenario: Online double-conversion UPS with battery management, bypass control, and harmonic compensation. IC Role / Device Role / Timing Role: Central supervisor coordinating rectifier/inverter stages, monitoring AC line quality via 10-bit ADA, and commanding IGBT gates via complementary PWM. Use Value: 24 KB SRAM buffers real-time harmonic analysis data; CAN interface links to battery management system (BMS) and remote monitoring nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | 512 KB flash, 48 KB SRAM, same package and peripheral set; adds CAN module (enabled) | Supports larger firmware (e.g., multi-stage power sequencing + communication stack) | Select when firmware size exceeds 256 KB or CAN messaging bandwidth >32 mailboxes required |
| R5F563TBDDFH#V0 | Same memory size (256 KB/24 KB), identical package, but CAN module omitted | Lacks CAN physical layer and mailbox logic - reduces BOM cost where CAN is unused | Choose for cost-sensitive AC-DC SMPS where USB/SCI suffice for host interface |
Compared with R5F563TBEDFH#V0, R5F563TEADFH#V0 provides headroom for future firmware expansion and mandatory CAN connectivity, while R5F563TBDDFH#V0 trades CAN capability for lower unit cost - both retain identical PWM timing, ADC performance, and DPC functionality critical for power control.
Availability
R5F563TBEDFH#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, solar microinverters, and uninterruptible power supplies requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TBEDFH#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TBEDFH#V0 - was engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-resolution analog, and real-time timers to replace discrete DSP + FPGA solutions.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TBEDFH#V0?
The R5F563TBEDFH#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RXv1 CPU core with integrated IEEE-754 single-precision floating-point unit. This enables real-time execution of complex control algorithms such as field-oriented motor control and digital power supply compensation without external co-processors.
Does the R5F563TBEDFH#V0 include a CAN interface, and what version is supported?
Yes, the R5F563TBEDFH#V0 includes a CAN module compliant with ISO 11898-1 (Classical CAN), supporting both standard and extended frames with 32 configurable mailboxes. The CAN peripheral is fully integrated - no external transceiver required beyond the physical layer - and operates independently of the main CPU via dedicated DMA and interrupt resources.
What analog capabilities does the R5F563TBEDFH#V0 provide for power supply monitoring?
The R5F563TBEDFH#V0 integrates three A/D converters: two 12-bit S12ADB units (8 total channels, 1 µs conversion) and one 10-bit ADA unit (20 channels, 0.5 µs conversion). It also includes two 10-bit DACs, programmable gain amplifiers (11-step), window comparators, and simultaneous sampling - enabling comprehensive voltage, current, and temperature monitoring in digital power systems.
How does the Digital Power Supply Controller (DPC) in the R5F563TBEDFH#V0 improve system design?
The DPC in the R5F563TBEDFH#V0 is a dedicated hardware accelerator for 16-bit fixed-point compensator calculations used in switched-mode power supplies. It executes PID, lead-lag, and type-III compensator equations in parallel with CPU operation - reducing control loop latency by up to 70% and freeing the RX core for higher-layer tasks like communication and safety monitoring.
What package type and pin count does the R5F563TBEDFH#V0 use?
The R5F563TBEDFH#V0 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 × 20 mm body size and 0.65 mm pitch. This package supports all on-chip peripherals including CAN, USB, multiple ADCs, and high-speed timers - and is pin-compatible with other RX63T variants in the same footprint family (e.g., R5F563TEADFH#V0, R5F563TBDDFH#V0).
R5F563TBEDFH#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TBEDFH#V0 FAQ
1.How can I place an order for R5F563TBEDFH#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TBEDFH#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TBEDFH#V0 reliable?
The price and inventory of R5F563TBEDFH#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TBEDFH#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TBEDFH#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TBEDFH#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TBEDFH#V0?
R5F563TBEDFH#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TBEDFH#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TBEDFH#V0?
For technical support, including R5F563TBEDFH#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TBEDFH#V0 requirements.
6.How does Aetrix verify that R5F563TBEDFH#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TBEDFH#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TBEDFH#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TBEDFH#V0?
All R5F563TBEDFH#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TBEDFH#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TBEDFH#V0 part is unused and in its original packaging.
Return procedure for R5F563TBEDFH#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TBEDFH#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

