Renesas R5F563TCADFA#H1
- Part No.:
- R5F563TCADFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCADFA#H1.pdf
- Description:
- 32BIT MCU RX63T LQFP120
- Quantity:
- Payment:

- Shipping:

Inventory:3,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCADFA#H1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with sample-and-hold and programmable gain amplifiers), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and MTU3/GPT PWM timers optimized for digital power supply control in industrial inverters.
For engineers reviewing the R5F563TCADFA#H1 datasheet, R5F563TCADFA#H1 pinout, R5F563TCADFA#H1 application, or R5F563TCADFA#H1 equivalent, this part delivers deterministic real-time control, IEC60730-compliant self-diagnostic features, sub-312-ps PWM delay resolution, and hardware-accelerated digital power supply calculations - critical for high-reliability motor drive and SMPS designs.
Technical Context
The R5F563TCADFA#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU) support. Its clock system integrates PLL, LOCO, and CAC for frequency accuracy measurement across main, PLL, and IWDT clocks.
It features dual A/D subsystems: two independent 12-bit S12ADB units (4 channels × 2, simultaneous 7-channel sampling) and one 10-bit ADA unit (20 channels), all supporting software/triggered conversion, window comparators, and self-diagnostic voltage generation. The DPC unit performs fixed-point compensatory calculations for digital SMPS control using ADC results.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU, 5-stage pipeline |
| Memory | 384 KB flash (no wait states @100 MHz), 32 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, 1.0 µs/ch @50 MHz PCLKD), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, 312-ps PWM delay resolution), CMT (4 ch), POE3 for output pin control |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power Control | Dedicated DPC unit with robust algorithm for SMPS compensatory calculation using 10-bit ADC inputs |
| Operating Range | –40°C to +85°C (D version), 3.0–3.6 V or 4.0–5.5 V supply, 120-pin LQFP package (PLQP0120KA-A) |
Pinout & Package
Package: 120-pin LQFP (PLQP0120KA-A), 16 mm × 16 mm, 0.5 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (core/I/O), AVCC/AVCC0 (analog), VREF (reference); supports 3.3 V or 5 V operation |
| XTAL/EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals; enables precise clock source for USB, CAN, and timing-critical ADC/PWM |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM, dead-time insertion, and phase-counting mode for 3-phase inverter control |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight PWM output pins with 312-ps delay resolution per channel; supports interlocking with comparator for fault response |
| AN000–AN007 | Analog input channels | Eight dedicated ADC inputs shared between S12ADB (4 ch × 2) and ADA (20 ch); supports simultaneous 7-channel sampling |
| TXD0–RXD4, SCL0–SDA1, MOSI0–SSL1 | Serial interface signals | Five SCI, two RIIC, two RSPI, and one USB interface pins - fully multiplexed on GPIO with peripheral function select registers |
| CTX0, CRX0 | CAN transceiver interface | Differential CANH/CANL physical layer interface compliant with ISO 11898-1; supports standard/extended frames and 32-mailbox FIFO |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT, self-diagnostic A/D, frequency measurement - enables Class B certification without external components |
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for SMPS compensator algorithms, directly consuming 10-bit ADC outputs |
| High-Resolution PWM Timing | 312-ps PWM edge delay resolution (at 100 MHz ICLK) on GPT channels 0–3 - enables precise dead-time tuning and gate driver timing alignment |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) can trigger synchronized conversions across up to 7 analog inputs - essential for vector-controlled motor drives |
| Robust Peripheral Integration | On-chip USB PHY, CAN controller, 5× SCI, 2× I²C, 2× RSPI, and 110 GPIO - reduces BOM count and PCB area in compact industrial controllers |
Applications
| Industrial Motor Drives | Digital Switch-Mode Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and servo systems. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized 3-phase PWM generation via MTU3/GPT, and simultaneous current/voltage sensing via dual 12-bit ADCs. Use Value: Sub-microsecond PWM timing resolution and deterministic interrupt latency enable <1 µs current loop closure - improving torque ripple and efficiency. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC rectifiers in telecom and server PSUs. IC Role / Device Role / Timing Role: DPC unit performs PID/compensator calculations; 10-bit ADC measures output voltage/current; GPT generates precise gate timing with dead-time compensation. Use Value: Hardware-accelerated DPC eliminates need for external DSP, reducing system cost and latency while meeting IEC60730 self-test requirements. |
| Automotive Body Control Modules | Industrial PLC I/O Modules |
|
Use Scenario: Centralized body electronics managing lighting, window lift, and seat position control in 12 V vehicle architectures. IC Role / Device Role / Timing Role: CAN 2.0B node for LIN/UART gateway functions; 12-bit ADC monitors battery voltage/sensor inputs; USB enables firmware updates. Use Value: Integrated CAN + USB + high-accuracy ADC allows single-chip implementation of diagnostic-capable modules with flash reprogrammability in-field. |
Use Scenario: Modular analog/digital I/O expansion for DIN-rail mounted PLCs requiring functional safety and long-term component availability. IC Role / Device Role / Timing Role: High-integrity signal acquisition (dual 12-bit ADC with self-diagnostic), isolated CAN communication, and watchdog supervision for SIL-2 capable subsystems. Use Value: On-chip MPU, IWDT, CAC, and CRC enable certified safe operation; extended temperature range (–40°C to +85°C) ensures reliability in harsh factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | 512 KB flash, 48 KB SRAM, same 120-pin LQFP package and peripheral set | Higher memory headroom for complex motor control stacks or bootloader + application separation | Select when firmware size exceeds 384 KB or additional RAM is required for real-time buffers or safety monitoring tasks |
| R5F563TCDDFA#V0 | Same flash/RAM, but excludes CAN module; otherwise identical pinout and peripherals | Cost-sensitive applications where CAN is unnecessary (e.g., standalone SMPS controllers with RSPI/SCI only) | Choose to reduce BOM cost and simplify layout when CAN bus connectivity is not required in the target system |
Compared with R5F563TCADFA#H1, R5F563TEADFA#V1 offers greater memory capacity for advanced control algorithms, while R5F563TCDDFA#V0 removes CAN functionality to lower cost - both maintain identical package, clocking, ADC, PWM, and DPC capabilities for drop-in compatibility in non-CAN or memory-constrained designs.
Availability
R5F563TCADFA#H1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, automotive body control modules, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F563TCADFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TCADFA#H1 - was designed specifically for high-performance digital power conversion and real-time motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCADFA#H1?
The R5F563TCADFA#H1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic real-time execution critical for motor and power control loops. This performance level is confirmed in Renesas datasheet R01DS0087EJ0220 Rev.2.20.
Does the R5F563TCADFA#H1 include CAN interface support?
Yes, the R5F563TCADFA#H1 includes a fully compliant ISO 11898-1 CAN 2.0B controller with 32 configurable mailboxes, supporting both standard and extended frame formats. This capability is explicitly listed in Table 1.3 of the RX63T datasheet (R01DS0087EJ0220) under the "CAN module included" option column for the R5F563TCADFA part number family.
What ADC resources are available on the R5F563TCADFA#H1?
The R5F563TCADFA#H1 integrates three A/D subsystems: two independent 12-bit S12ADB units (4 channels × 2, with sample-and-hold and programmable gain amplifiers) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels and includes self-diagnostic voltage generation - all detailed in pages 6–7 of R01DS0087EJ0220 Rev.2.20.
Is the R5F563TCADFA#H1 qualified for industrial temperature range?
Yes, the R5F563TCADFA#H1 is rated for –40°C to +85°C operation (D version), as specified in Table 1.1 and Table 1.3 of the official RX63T datasheet (R01DS0087EJ0220 Rev.2.20). This qualification applies to all 120-pin LQFP variants including R5F563TCADFA#H1, making it suitable for demanding industrial environments.
What package type and pin count does the R5F563TCADFA#H1 use?
The R5F563TCADFA#H1 uses a 120-pin LQFP package designated PLQP0120KA-A (16 mm × 16 mm, 0.5 mm pitch), as confirmed in Table 1.3 and page 8 of the RX63T datasheet R01DS0087EJ0220 Rev.2.20. This package provides 72 GPIO pins, including 26 open-drain outputs and 21 dedicated input pins, with full peripheral pin mapping documented in the pin function table.
R5F563TCADFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCADFA#H1 FAQ
1.How can I place an order for R5F563TCADFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCADFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCADFA#H1 reliable?
The price and inventory of R5F563TCADFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCADFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TCADFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCADFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCADFA#H1?
R5F563TCADFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCADFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCADFA#H1?
For technical support, including R5F563TCADFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCADFA#H1 requirements.
6.How does Aetrix verify that R5F563TCADFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCADFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCADFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TCADFA#H1?
All R5F563TCADFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCADFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCADFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TCADFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCADFA#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

