Renesas R5F563TCADFA#V0
- Part No.:
- R5F563TCADFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCADFA#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCADFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX63T Group microcontroller with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, and hardware digital power supply controller (DPC) for SMPS control. It targets real-time motor control and digital power conversion in industrial inverters and UPS systems.
For engineers reviewing the R5F563TCADFA#V0 datasheet, R5F563TCADFA#V0 pinout, R5F563TCADFA#V0 application, or R5F563TCADFA#V0 equivalent, key selection criteria include its 12-bit ADC simultaneous sampling capability across 7 channels, 100-MHz complementary PWM generation with dead-time control, CAN bus integration, IEC60730 safety support, and 120-pin LQFP package with 72 GPIOs.
Technical Context
The R5F563TCADFA#V0 implements the 32-bit RX CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. Its timing subsystem includes MTU3 (8-channel 16-bit timer) and GPT (8-channel 16-bit general PWM timer), both synchronized to PCLKA up to 100 MHz.
It integrates three independent A/D converters: two S12ADB units (4-channel × 2, 12-bit, 1 µs conversion @ 50 MHz ADCLK) and one ADA unit (20-channel, 10-bit, 0.5 µs @ 100 MHz ADCLK), all supporting software/external/timer-triggered conversion and self-diagnostic functions per IEC60730.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 FPU, memory protection unit (MPU) |
| Memory | 384 KB flash (no wait states @ 100 MHz), 32 KB SRAM, 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit ADCs (S12ADB, 4 ch × 2 units, 1 µs/ch), one 10-bit ADC (ADA, 20 ch, 0.5 µs/ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, delay-controlled PWM with 312 ps resolution @ 100 MHz) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), 5× SCI, 2× I2C, 2× RSPI, no external bus interface |
| Safety & Power | IEC60730-compliant features: oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnosis, DPC for digital SMPS control |
| Package & Environment | PLQP0120KA-A (120-pin LQFP, 16 × 16 mm, 0.5 mm pitch), –40°C to +85°C operating range |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC/PLLVCC = 4.0–5.5 V; AVCC/AVCC0 = 4.0–5.5 V for analog section |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for main clock; PLL enables 100 MHz system clock |
| TXD0, RXD0 | SCI0 asynchronous serial interface | Full-duplex UART interface for debug, host communication, or firmware updates |
| CAN_TX, CAN_RX | CAN 2.0B differential transceiver signals | Direct connection to external CAN transceiver (e.g., TJA1042); supports ISO11898-1 standard frames |
| AD00–AD07 | Analog input channels | Eight dedicated pins for S12ADB Unit 0 (AN000–AN007); support simultaneous sampling with sample-and-hold |
| DA0, DA1 | Digital-to-analog converter outputs | Two independent 10-bit voltage outputs (0 V to VREF), used for reference generation or analog feedback |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input pins | Support complementary PWM, phase counting, and trigger generation for ADC synchronization |
| GPTIO0A–GPTIO3B | GPT waveform output/input pins | Four channels of high-resolution PWM with programmable delay (312 ps step @ 100 MHz) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time SMPS compensator design using ADA results |
| Simultaneous 7-channel ADC Sampling | Three independent ADC units (two S12ADB + one ADA) coordinated via hardware triggers to capture synchronized motor current/voltage waveforms |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-test voltages (VREFL0/VREFH0×1/2/VREFH0) |
| High-Resolution PWM Delay | 312 ps timing resolution on GPT output pins enables precise dead-time insertion and gate-drive skew compensation in 3-phase inverters |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel allows direct low-level current-sense signal conditioning without external op-amps |
Applications
| Industrial Motor Drive | Uninterruptible Power Supply (UPS) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms (via FPU), synchronized sampling of three-phase currents and DC-link voltage, generation of non-overlapping 3-phase PWM with adaptive dead time. Use Value: Enables <1 µs current-loop update rates and <312 ps PWM edge placement accuracy, reducing torque ripple and improving efficiency. |
Use Scenario: Digital control of bidirectional AC/DC and DC/AC stages in online double-conversion UPS systems. IC Role / Device Role / Timing Role: Simultaneous monitoring of input AC voltage/current, battery voltage, and output AC waveform; executing digital PID and resonant control loops using DPC and FPU. Use Value: Integrated DPC accelerates compensator calculations by >10× vs. software-only, enabling 20 kHz switching frequency control with deterministic latency. |
| Solar Microinverter | Server PSU Digital Control |
|
Use Scenario: MPPT and grid-synchronization control in single-phase transformerless solar microinverters. IC Role / Device Role / Timing Role: High-speed ADC sampling of PV voltage/current and grid voltage; real-time generation of sinusoidal PWM with anti-islanding detection logic. Use Value: Dual 12-bit ADCs with simultaneous sampling ensure accurate phase-angle measurement between PV and grid, critical for IEEE1547 compliance. |
Use Scenario: Digital control of multi-phase VRMs and LLC resonant converters in AI/ML server power supplies. IC Role / Device Role / Timing Role: Monitoring of rail voltages, phase currents, and temperature sensors; executing adaptive droop control and dynamic voltage scaling via DPC and GPT timers. Use Value: Hardware DPC + 100 MHz PWM allows sub-100 ns response to load transients, maintaining ±0.5% output regulation under 50 A/µs slew rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | 512 KB flash, 48 KB SRAM, same peripherals and package; higher memory for complex control + communication stacks | Better suited for applications requiring bootloader, OTA firmware update, or dual-motor control with full CAN messaging stack | Select when code size exceeds 384 KB or additional RAM is needed for real-time logging or Ethernet protocol offload |
| R5F563TCDDFA#V0 | Identical memory and analog specs, but lacks CAN module; retains USB, SCI, I2C, RSPI | Targeted at cost-sensitive, CAN-free applications like fan controllers or standalone SMPS where CAN is unnecessary | Choose when CAN bus connectivity is not required and BOM cost reduction is prioritized over interface flexibility |
Compared with R5F563TCADFA#V0, R5F563TEADFA#V0 provides headroom for larger firmware and real-time data buffers, while R5F563TCDDFA#V0 reduces cost and complexity by omitting CAN-making it suitable for isolated power or motion control where fieldbus integration is handled externally.
Availability
R5F563TCADFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, solar microinverters, and server power supply designs requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for R5F563TCADFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group is designed specifically for real-time digital power conversion and motor control, integrating high-precision analog peripherals, deterministic PWM, and IEC60730 safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and core type of the R5F563TCADFA#V0?
The R5F563TCADFA#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. The core includes a memory protection unit (MPU) and fast interrupt response essential for real-time motor and power control loops.
Does the R5F563TCADFA#V0 include CAN interface support?
Yes, the R5F563TCADFA#V0 includes a fully compliant CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frame formats per ISO11898-1. It operates at up to 1 Mbps and integrates dedicated message filtering, FIFO buffering, and error handling-enabling robust communication in industrial automation and automotive subsystems without external CAN controllers.
How many ADC channels does the R5F563TCADFA#V0 support, and what are their key capabilities?
The R5F563TCADFA#V0 integrates three ADC subsystems: two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using hardware triggers, 1 µs conversion time per channel (S12ADB @ 50 MHz ADCLK), and built-in self-diagnostic functions meeting IEC60730 Class B requirements.
What is the Digital Power Supply Controller (DPC) function in the R5F563TCADFA#V0 used for?
The DPC in the R5F563TCADFA#V0 is a dedicated hardware accelerator for digital switch-mode power supply control, implementing robust 16-bit fixed-point compensator calculations (e.g., PID, Type II/III) using real-time ADC measurements. It offloads the CPU, enabling deterministic sub-microsecond loop execution-critical for high-frequency LLC or multi-phase VRM control where software-only implementations would introduce jitter or latency.
What package type and pin count does the R5F563TCADFA#V0 use?
The R5F563TCADFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body size, 0.5 mm pitch, and exposed thermal pad. It provides 72 GPIOs-including 26 open-drain outputs-and supports 5-V tolerant inputs on 39 pins. This package balances I/O density, thermal performance, and manufacturability for industrial power and motor control PCBs.
R5F563TCADFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCADFA#V0 FAQ
1.How can I place an order for R5F563TCADFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCADFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCADFA#V0 reliable?
The price and inventory of R5F563TCADFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCADFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCADFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCADFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCADFA#V0?
R5F563TCADFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCADFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCADFA#V0?
For technical support, including R5F563TCADFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCADFA#V0 requirements.
6.How does Aetrix verify that R5F563TCADFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCADFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCADFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCADFA#V0?
All R5F563TCADFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCADFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCADFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TCADFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCADFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

