Renesas R5F563TCADFA#V1
- Part No.:
- R5F563TCADFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCADFA#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCADFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C with 384 KB on-chip flash and 32 KB SRAM in a 120-pin LQFP package.
For engineers reviewing the R5F563TCADFA#V1 datasheet, R5F563TCADFA#V1 pinout, R5F563TCADFA#V1 application, or R5F563TCADFA#V1 equivalent, key selection criteria include its integrated DPC unit for SMPS control, simultaneous 7-channel ADC sampling capability, 312-ps PWM timing resolution, IEC60730-compliant self-diagnostic features, and CAN/USB dual-communication readiness in industrial power electronics designs.
Technical Context
The R5F563TCADFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) with PLL multiplication, dedicated 125-kHz LOCO for IWDT, and independent clock domains for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz) to optimize peripheral timing.
It embeds three ADC subsystems: two S12ADB units (4 channels × 2, 12-bit, 1 µs conversion @ 50 MHz ADCLK), one ADA unit (20 channels, 10-bit, 0.5 µs @ 100 MHz), plus hardware DPC logic that performs fixed-point compensator calculations using ADC measurement results-enabling closed-loop digital control of switched-mode power supplies without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB on-chip flash (no wait states), 32 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units), one 10-bit ADA (20 ch), simultaneous 7-channel sampling supported |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK for precise gate drive timing |
| Digital Power Control | Dedicated DPC unit performs real-time fixed-point compensator math using ADC inputs-offloads CPU for SMPS control loops |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, all with DMA/DTC support |
| IEC60730 Compliance | Includes oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnostic, frequency measurement circuit |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V or 4.0–5.5 V) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels supporting complementary PWM, phase counting, and A/D trigger generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight PWM output pins with dead-time insertion, interlocking with comparator, and 312-ps delay control |
| AD00–AD19 | Analog input channels | 20 dedicated 10-bit ADC inputs; AN000–AN007 also serve dual 12-bit S12ADB units with sample-and-hold |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs (0 V to VREF), usable for reference generation or analog feedback |
| CANRX, CANTX | CAN physical layer interface | Differential bus interface compliant with ISO 11898-1; requires external transceiver for bus connection |
| USBDP, USBDM | USB 2.0 differential pair | Full-speed (12 Mbps) USB device interface with integrated transceiver and 2 KB on-chip RAM buffer |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for PID/compensator calculations using ADC measurements-enables deterministic, low-latency SMPS control loops |
| Simultaneous 7-Channel ADC Sampling | Three ADC units synchronized to capture voltage, current, and auxiliary signals in single cycle-critical for vector-controlled motor drives |
| 312-ps PWM Edge Delay Resolution | GPT channel-level timing control enables precise dead-time tuning and gate driver skew compensation in high-frequency inverters |
| IEC60730-Compliant Safety Functions | Integrated oscillation-stop detection, CRC generator, IWDT, ADC self-test, and frequency measurement-reduces external safety component count |
| Flexible Clock Domain Partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKD (50 MHz) allow optimized timing for CPU, timers, peripherals, and ADCs |
Applications
| Industrial Switch-Mode Power Supplies | Brushless DC Motor Drives |
|---|---|
Use Scenario: Digital control of isolated LLC resonant converters and phase-shifted full-bridge topologies requiring fast loop response and multi-sensor feedback. IC Role / Device Role / Timing Role: Primary controller executing real-time DPC calculations, synchronizing 7-channel ADC sampling, and generating precisely timed 3-phase PWM with dead-time compensation. Use Value: Eliminates need for external DSP or FPGA; reduces BOM cost and design complexity while meeting IEC60730 Class B requirements. |
Use Scenario: Field-oriented control (FOC) of BLDC motors in HVAC compressors and industrial pumps with torque ripple minimization. IC Role / Device Role / Timing Role: Simultaneous acquisition of phase currents and DC bus voltage, execution of Clarke/Park transforms via FPU, and generation of space-vector PWM waveforms. Use Value: Achieves <1% torque ripple at 20 kHz switching; leverages hardware DPC and GPT's 312-ps delay for optimal gate timing alignment. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
Use Scenario: Bidirectional AC/DC and DC/AC conversion in online double-conversion UPS systems with battery management integration. IC Role / Device Role / Timing Role: Coordinating CAN-based communication with battery management system (BMS), managing dual ADC sampling for grid synchronization, and controlling inverter stage via MTU3 complementary PWM. Use Value: Enables seamless transfer time <4 ms through deterministic interrupt latency and hardware-triggered ADC-PWM synchronization. |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection, MPPT, and harmonic-compliant sinusoidal output. IC Role / Device Role / Timing Role: Running MPPT algorithm on FPU, performing real-time grid voltage/frequency monitoring via SCI/RIIC, and generating low-THD PWM using GPT's triangle-wave mode with phase-shifted outputs. Use Value: Meets IEEE 1547-2018 harmonic limits (<3% THD) using hardware-assisted PWM symmetry and 100-MHz timer resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control and motor drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | 512 KB flash, 48 KB SRAM, same 120-pin LQFP package and peripheral set | Higher code/data margin for complex control algorithms or bootloader + application partitioning | Select when firmware size exceeds 384 KB or additional SRAM is needed for large filter buffers or communication stacks |
| R5F563TCBDFB#V1 | Same flash/SRAM, but 144-pin LQFP (PLQP0144KA-A) with expanded GPIO (81 I/O vs. 72) and external bus interface | Supports external memory expansion and higher I/O density for multi-sensor industrial HMI or modular power systems | Choose when external SDRAM/NOR flash or >72 GPIOs are required-note PCB layout change due to larger footprint |
Compared with R5F563TCADFA#V1, R5F563TEADFA#V1 offers greater memory headroom for feature-rich firmware, while R5F563TCBDFB#V1 provides expanded I/O and external bus capability at the cost of larger board area-both retain identical DPC, ADC, and PWM timing capabilities critical for power electronics.
Availability
R5F563TCADFA#V1 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, brushless DC motor drives, and uninterruptible power supplies requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability validation.
Supply support for R5F563TCADFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT applications.
The RX63T Group-including R5F563TCADFA#V1-is engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-resolution timing, and safety-certified peripherals to replace discrete controller + FPGA architectures.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCADFA#V1?
The R5F563TCADFA#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RXv1 CPU core with integrated IEEE-754 single-precision floating-point unit. This enables real-time execution of complex control algorithms such as field-oriented motor control or digital compensators in switched-mode power supplies without external co-processors.
Does the R5F563TCADFA#V1 include hardware support for IEC60730 functional safety compliance?
Yes, the R5F563TCADFA#V1 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, CRC calculator with three polynomial options, self-diagnostic function for the A/D converters, and frequency measurement circuit for clock accuracy verification-all implemented in silicon without software overhead.
What ADC resources are available on the R5F563TCADFA#V1, and how are they configured?
The R5F563TCADFA#V1 integrates two 12-bit S12ADB units (4 channels × 2, with programmable gain amplifiers and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using all three ADC subsystems, with flexible trigger sources including MTU3/GPT timers and external signals-ideal for multi-sensor power electronics monitoring.
Can the R5F563TCADFA#V1 generate complementary PWM waveforms with programmable dead time?
Yes, the R5F563TCADFA#V1 supports complementary PWM generation in both MTU3 and GPT modules. The GPT provides 312-ps resolution for PWM edge delay control at 100 MHz, enabling precise dead-time tuning. MTU3 offers automatic dead-time insertion in complementary PWM mode, with non-overlapping waveform generation for 3-phase inverter control without CPU intervention.
What communication interfaces does the R5F563TCADFA#V1 support for industrial connectivity?
The R5F563TCADFA#V1 supports CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), five serial communications interfaces (SCI) with LIN/UART/SPI/I²C modes, two I²C bus interfaces (RIIC), and two serial peripheral interfaces (RSPI). All interfaces feature DMA/DTC support for zero-CPU-overhead data transfers in real-time industrial networks.
R5F563TCADFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCADFA#V1 FAQ
1.How can I place an order for R5F563TCADFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCADFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCADFA#V1 reliable?
The price and inventory of R5F563TCADFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCADFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCADFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCADFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCADFA#V1?
R5F563TCADFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCADFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCADFA#V1?
For technical support, including R5F563TCADFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCADFA#V1 requirements.
6.How does Aetrix verify that R5F563TCADFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCADFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCADFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCADFA#V1?
All R5F563TCADFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCADFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCADFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TCADFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCADFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

