Renesas R5F563TCADFB#V0
- Part No.:
- R5F563TCADFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TCADFB#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCADFB#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with sample-and-hold and programmable gain amplifiers), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and MTU3/GPT timers supporting three-phase complementary PWM for motor control in industrial inverters.
For engineers reviewing the R5F563TCADFB#V0 datasheet, R5F563TCADFB#V0 pinout, R5F563TCADFB#V0 application, or R5F563TCADFB#V0 equivalent, this device is selected for high-precision digital power supply control, real-time motor drive systems requiring sub-microsecond PWM delay accuracy, and IEC60730-compliant safety-critical embedded applications demanding self-diagnostic ADCs and independent watchdog timers.
Technical Context
The R5F563TCADFB#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU) for deterministic real-time execution. Its clock system integrates PLL, LOCO oscillators, and CAC for frequency accuracy measurement - critical for IEC60730 compliance.
It features dual ADC subsystems: S12ADB (two units × 4 channels, 1.0 µs conversion at 50 MHz PCLKD) with simultaneous 7-channel sampling, and ADA (20 channels, 0.5 µs at 100 MHz ADCLK), plus DPC hardware acceleration for digital power supply control using ADC-measured feedback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB flash (no wait states), 32 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1.0 µs @ 50 MHz), one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312 ps PWM edge delay resolution at 100 MHz ICLK for precise dead-time control |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no external bus |
| Package & Temp | 144-pin LQFP (PLQP0144KA-A, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
| Safety Features | IEC60730 support: oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnosis |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual 5-V domains: VCC/PLLVCC (4.0–5.5 V), AVCC/AVCC0 (4.0–5.5 V); separate analog/digital supplies reduce noise coupling |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock with ±0.5% stability over temp |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM outputs; supports non-overlapping 3-phase inverter gate drive without CPU overhead |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized start of ADC conversions via MTU3/GPT events - enables deterministic sampling of motor current/voltage waveforms |
| CAN_TX, CAN_RX | CAN 2.0B differential transceiver interface | Direct connection to ISO11898-1 compliant physical layer; 32 configurable mailboxes support prioritized message handling in multi-node networks |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver and 2 KB on-chip RAM buffer enable firmware updates and host communication without external PHY |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine optimized for compensator algorithms in SMPS control loops |
| Simultaneous 7-channel ADC Sampling | Three ADC units coordinated via hardware triggers to capture synchronized voltage/current/temperature samples for vector control |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.3×) per channel enables direct low-level sensor signal digitization without external op-amps |
| Independent Watchdog Timer (IWDT) | Dedicated 125-kHz LOCO clock ensures reliable timeout even during main oscillator failure - required for IEC60730 Class B |
| Port Output Enable 3 (POE3) | Hardware-controlled forced high-impedance on MTU3/GPT output pins during fault conditions (e.g., short-circuit detection) |
Applications
| Industrial Motor Drive | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, generation of three-phase complementary PWM with <312 ps edge delay precision, and synchronized current sensing via dual ADCs. Use Value: Eliminates need for external gate drivers and analog signal conditioning; enables >98% inverter efficiency with adaptive dead-time compensation. |
Use Scenario: Closed-loop voltage/current regulation in telecom rectifiers and server PSUs with digital control. IC Role / Device Role / Timing Role: DPC hardware executes PID/compensator calculations on ADC feedback; GPT triggers synchronous sampling and PWM updates at 100 kHz switching frequency. Use Value: Reduces control loop latency to <1 µs vs. software-only implementation, enabling faster transient response and improved load regulation. |
| IEC60730 Safety-Critical Control | Automated Test Equipment (ATE) |
|
Use Scenario: Safety monitoring in medical infusion pumps and industrial PLC I/O modules requiring Class B compliance. IC Role / Device Role / Timing Role: Concurrent execution of runtime diagnostics: ADC self-test, oscillator stop detection, CRC validation of flash code, and IWDT supervision. Use Value: Meets mandatory diagnostic coverage requirements without external safety co-processors or redundant MCUs. |
Use Scenario: Precision analog stimulus/response generation in benchtop power analyzers and semiconductor parametric testers. IC Role / Device Role / Timing Role: Simultaneous 20-channel 10-bit ADC acquisition (0.5 µs/ch), dual 10-bit DAC output, and USB-based data streaming to host PC. Use Value: Enables 100 kS/s aggregate throughput with deterministic timing - sufficient for harmonic analysis up to 20 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | 512 KB flash, 48 KB SRAM, same package/peripherals; adds 128 KB more program space | Better suited for complex motion profiles or bootloader+application dual-image designs | Select when firmware size exceeds 384 KB or additional RAM is needed for large buffers |
| R5F563TCBDFB#V0 | Same memory (384 KB/32 KB) but 3.3-V operation (2.7–3.6 V VCC), lower power, no 5-V analog support | Targeted at battery-powered or low-voltage industrial sensors where 5-V AVCC is unnecessary | Choose for energy-constrained designs requiring reduced active current and compatibility with 3.3-V peripherals |
Compared with R5F563TCADFB#V0, R5F563TEADFB#V0 provides headroom for future firmware expansion while maintaining identical peripheral set and timing performance, whereas R5F563TCBDFB#V0 trades 5-V analog capability for lower supply voltage operation - making it suitable for cost- and power-sensitive applications without high-voltage sensing.
Availability
R5F563TCADFB#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, IEC60730 safety controllers, and automated test equipment requiring stable component supply across extended production lifecycles.
Supply support for R5F563TCADFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group, including R5F563TCADFB#V0, was designed specifically for high-performance digital motor control and switched-mode power supply applications requiring integrated analog front-ends, deterministic real-time processing, and functional safety compliance.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCADFB#V0?
The R5F563TCADFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with single-precision IEEE-754 floating-point unit. This enables real-time execution of complex motor control algorithms and digital power supply compensators without external coprocessors. The R5F563TCADFB#V0 achieves deterministic interrupt latency and supports memory protection for robust embedded operation.
Does the R5F563TCADFB#V0 include CAN interface support?
Yes, the R5F563TCADFB#V0 includes a fully compliant ISO11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frames. It is implemented as an optional function confirmed for this part number in Table 1.3 of the datasheet. The R5F563TCADFB#V0 uses dedicated CAN_TX and CAN_RX pins and supports bit rates up to 1 Mbps with programmable timing registers for network flexibility.
What ADC resources are available on the R5F563TCADFB#V0?
The R5F563TCADFB#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold and programmable gain amplifiers) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across seven channels using hardware synchronization, achieving 1.0 µs conversion time per channel at 50 MHz PCLKD for S12ADB and 0.5 µs at 100 MHz ADCLK for ADA. The R5F563TCADFB#V0 also includes self-diagnostic functions required for IEC60730 compliance.
What package type and pin count does the R5F563TCADFB#V0 use?
The R5F563TCADFB#V0 is supplied in a 144-pin LQFP package designated PLQP0144KA-A, measuring 20 mm × 20 mm with 0.5 mm pitch and featuring an exposed thermal pad. This package supports all peripherals listed in the RX63T Group specification, including full CAN, USB, dual ADCs, and 81 GPIO pins (including 27 open-drain outputs). The R5F563TCADFB#V0's pinout is documented in the "List of Pins and Pin Functions" section of the R01DS0087EJ0220 datasheet.
Is the R5F563TCADFB#V0 qualified for IEC60730 Class B compliance?
Yes, the R5F563TCADFB#V0 includes multiple hardware features explicitly designed for IEC60730 Class B compliance: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and self-diagnostic functions for the A/D converters. These capabilities are documented in the "Useful functions for IEC60730 compliance" section of the datasheet. The R5F563TCADFB#V0 enables certified safety firmware without requiring external monitoring components.
R5F563TCADFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCADFB#V0 FAQ
1.How can I place an order for R5F563TCADFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCADFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCADFB#V0 reliable?
The price and inventory of R5F563TCADFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCADFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCADFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCADFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCADFB#V0?
R5F563TCADFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCADFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCADFB#V0?
For technical support, including R5F563TCADFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCADFB#V0 requirements.
6.How does Aetrix verify that R5F563TCADFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCADFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCADFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCADFB#V0?
All R5F563TCADFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCADFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCADFB#V0 part is unused and in its original packaging.
Return procedure for R5F563TCADFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCADFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

