Renesas R5F563TCADFP#V1
- Part No.:
- R5F563TCADFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TCADFP#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCADFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-based digital power supply control logic - designed for real-time motor control and digital power conversion in industrial inverters.
For engineers reviewing the R5F563TCADFP#V1 datasheet, R5F563TCADFP#V1 pinout, R5F563TCADFP#V1 application, or R5F563TCADFP#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (10 × 10 mm, 0.5 mm pitch), confirmed 100-pin LQFP pinout, IEC60730-compliant safety features, and validated alternative MCUs for digital power and motor drive designs.
Technical Context
The R5F563TCADFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. It integrates dedicated hardware acceleration for digital power supply control (DPC unit) and supports simultaneous sampling across seven ADC channels using three independent A/D units.
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit general PWM timer with sub-nanosecond PWM delay resolution up to 312 ps), both synchronized to PCLKA at 100 MHz - enabling precise gate-drive timing for 3-phase inverter topologies without CPU overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time execution of complex motor control algorithms |
| Flash Memory | 384 KB on-chip main flash, zero-wait-state access at 100 MHz, programmable via USB/SCI/JTAG |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + one 10-bit ADA (20 ch); simultaneous 7-channel sampling supported |
| PWM Timing Resolution | GPT PWM delay accuracy up to 312 ps @ 100 MHz - critical for dead-time compensation in SiC/GaN inverters |
| Digital Power Control | Dedicated DPC unit with 16-bit fixed-point calculation engine for switched-mode power supply compensator design |
| Operating Temperature | –40°C to +85°C (D version), qualified for industrial motor drive and UPS environments |
| Package | PLQP0100KB-A: 100-pin LQFP, 14 × 14 mm, 0.5 mm pitch, RoHS-compliant |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (EP), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V) and analog supply (3.0–3.6 V or 4.0–5.5 V); separate domains enable noise isolation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels support three-phase complementary PWM output with automatic dead-time insertion |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight PWM output pins with sub-ns delay control; used for high-precision gate drivers in digital power stages |
| AD00–AD19 | Analog input channels | 20 dedicated 10-bit ADC inputs + 8 dedicated 12-bit ADC inputs; supports simultaneous sampling across 7 channels |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs for analog feedback generation or reference signal synthesis |
| CANRX, CANTX | CAN physical layer interface | ISO 11898-1 compliant differential transceiver interface (requires external CAN PHY) |
| USB_DP, USB_DM | USB 2.0 full-speed interface | Differential data lines for host/device operation at 12 Mbps; integrated transceiver eliminates external PHY need |
| POE0–POE5 | Port output enable control | Hardware fault protection signals that force MTU3/GPT PWM outputs into high-impedance state during overcurrent or short-circuit events |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, frequency measurement circuit |
| Motor Control Hardware | MTU3 with 3-phase complementary PWM (2 channels), GPT with 4-channel single-phase complementary PWM, POE3 fault protection |
| Digital Power Acceleration | Dedicated DPC unit performs 16-bit fixed-point compensator calculations - offloads PID/lead-lag from CPU |
| High-Resolution Analog | Three independent ADC units: dual 12-bit S12ADB (with PGA, window comparator, sample-and-hold) + 10-bit ADA (20 ch) |
| Real-Time Communication | Integrated CAN 2.0B (32 mailboxes), USB 2.0 FS, 5x SCI (including LIN), 2x RIIC, 2x RSPI - all with DMA/DTC support |
Applications
| Industrial Motor Drives | Digital AC-DC Power Supplies |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation with <312 ps delay resolution, simultaneous current/voltage sensing via 7-channel ADC sampling. Use Value: Eliminates external DSP/FPGA; hardware-accelerated DPC and MTU3 reduce BOM cost and improve phase-current reconstruction accuracy. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: High-speed ADC acquisition (100 MHz ADCLK), real-time compensator calculation in DPC unit, precise PWM timing for ZVS/ZCS optimization. Use Value: Enables adaptive dead-time tuning and dynamic loop compensation - improves efficiency >96% across load range without manual tuning. |
| Uninterruptible Power Systems (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional AC/DC conversion and battery management in line-interactive UPS with active power factor correction. IC Role / Device Role / Timing Role: Dual ADC sampling for grid voltage/current and DC-link monitoring; CAN communication for battery pack telemetry; USB for firmware updates. Use Value: Single-chip solution replaces discrete microcontroller + analog front-end + communication IC - reduces board area by 35%. |
Use Scenario: Grid-tied solar string inverters requiring anti-islanding detection, reactive power control, and rapid fault response per IEEE 1547. IC Role / Device Role / Timing Role: Simultaneous sampling of PV voltage, DC-link, and grid current; IEC60730-compliant self-test routines; fast interrupt handling for islanding detection. Use Value: Certified functional safety features (IWDT, CAC, CRC) accelerate UL/EN62109 certification cycle by 40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 512 KB flash, 48 KB RAM, same package and peripheral set; adds 16 KB data flash | Supports larger control algorithms and firmware-over-the-air (FOTA) storage; identical motor/power peripherals | Select when firmware complexity exceeds 384 KB or background data logging is required |
| R5F563TCDDFP#V0 | Same flash/RAM, but excludes CAN module; otherwise identical pinout and peripherals | Used where CAN is unnecessary (e.g., isolated DC-DC modules with only USB/SCI for debug) | Choose for cost-sensitive digital power designs without fieldbus requirements |
Compared with R5F563TCADFP#V1, R5F563TEADFP#V1 offers higher memory headroom for advanced control laws, while R5F563TCDDFP#V0 removes CAN to lower unit cost - both retain identical PWM timing, ADC performance, and DPC acceleration for digital power applications.
Availability
R5F563TCADFP#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, and uninterruptible power systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TCADFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TCADFP#V1 - was engineered specifically for real-time digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and IEC60730 safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCADFP#V1?
The R5F563TCADFP#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core with single-precision IEEE-754 FPU. Its 5-stage pipeline and variable-length instruction set enable ultra-compact code density, making it suitable for resource-constrained real-time motor and power control applications where deterministic latency is critical.
Does the R5F563TCADFP#V1 include hardware support for IEC60730 compliance?
Yes, the R5F563TCADFP#V1 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, self-diagnostic function for the A/D converter, and window comparators. These are documented in the R01DS0087EJ0220 datasheet and require no external components to implement.
What ADC resources are available on the R5F563TCADFP#V1 for high-precision sensing?
The R5F563TCADFP#V1 provides three independent ADC units: two 12-bit S12ADB modules (4 channels × 2 units) with programmable gain amplifiers (11 gain steps), window comparators, and sample-and-hold circuits; plus one 10-bit ADA module with 20 channels and 0.5 µs conversion time. Simultaneous sampling across seven channels is supported - essential for vector control current reconstruction.
How does the Digital Power Supply Controller (DPC) unit in the R5F563TCADFP#V1 accelerate power supply design?
The DPC unit in the R5F563TCADFP#V1 is a dedicated 16-bit fixed-point calculation engine that executes digital compensator algorithms (e.g., PID, lead-lag) independently of the CPU. It accepts inputs directly from the 10-bit ADC and outputs to PWM timers, enabling closed-loop bandwidths >100 kHz without CPU intervention - significantly reducing jitter and improving transient response in resonant converters.
What is the package type and pin count of the R5F563TCADFP#V1?
The R5F563TCADFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size, 0.5 mm pitch, and exposed thermal pad. This package is pin-compatible with other RX63T variants in the 100-pin family (e.g., R5F563TEADFP#V1, R5F563TCDDFP#V0) and supports full peripheral access including CAN, USB, dual ADCs, and 8-channel PWM outputs.
R5F563TCADFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCADFP#V1 FAQ
1.How can I place an order for R5F563TCADFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCADFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCADFP#V1 reliable?
The price and inventory of R5F563TCADFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCADFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCADFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCADFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCADFP#V1?
R5F563TCADFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCADFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCADFP#V1?
For technical support, including R5F563TCADFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCADFP#V1 requirements.
6.How does Aetrix verify that R5F563TCADFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCADFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCADFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCADFP#V1?
All R5F563TCADFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCADFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCADFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TCADFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCADFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

