Renesas R5F563TCAGFB#V1
- Part No.:
- R5F563TCAGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TCAGFB#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:2,049
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCAGFB#V1 from Renesas Electronics is a 32-bit RX63T Group microcontroller designed for digital power supply control and motor inverter applications. It operates at up to 100 MHz, integrates dual 12-bit ADCs with three sample-and-hold circuits and programmable gain amplifiers, supports three-phase complementary PWM generation with dead-time control, and includes a dedicated Digital Power Supply Controller (DPC) calculation unit. It targets IEC60730-compliant industrial inverters and switched-mode power supplies.
For engineers reviewing the R5F563TCAGFB#V1 datasheet, R5F563TCAGFB#V1 pinout, R5F563TCAGFB#V1 application, or R5F563TCAGFB#V1 equivalent, key selection criteria include its 384 KB on-chip flash, 32 KB SRAM, CAN interface support, 100-MHz PWM timing resolution (312 ps delay control), and −40°C to +85°C operating range in a 144-pin LQFP package.
Technical Context
The R5F563TCAGFB#V1 implements the RX CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system combines external crystal/PLL (4–12.5 MHz input) with internal LOCO oscillators for system (ICLK), peripheral (PCLKA/B/C/D), and IWDT domains - enabling independent domain scaling up to 100 MHz for MTU3/GPT and 50 MHz for ADCs and FlashIF.
It integrates two distinct ADC subsystems: dual S12ADB units (4 channels × 2, 12-bit, 1 µs conversion @ 50 MHz PCLKD) with simultaneous 7-channel sampling, window comparators, and self-diagnostic functions; and one ADA unit (20 channels, 10-bit, 0.5 µs @ 100 MHz ADCLK). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC inputs for digital SMPS control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 100 MHz max operation, 165 DMIPS |
| Memory | 384 KB on-chip flash (no wait states @ 100 MHz), 32 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4×2 channels, 3 S/H circuits, PGA, self-diagnostic), one 10-bit ADA (20 channels, 0.5 µs conversion) |
| PWM & Timers | MTU3 (8 channels, 3-phase complementary PWM), GPT (8 channels, 312 ps PWM delay resolution), POE3 for output pin control |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 FS (1 port), 5× SCI, 2× RIIC, 2× RSPI, 4× CS areas for external bus |
| Power & Temp | Single 4.0–5.5 V supply (VCC/PLLVCC), AVCC0 = 4.0–5.5 V, operating temperature −40°C to +85°C (D version) |
| Package | 144-pin LQFP (PLQP0144KA-A, 20 × 20 mm, 0.5 mm pitch), 81 GPIO pins including 27 open-drain outputs |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (VCC = 4.0–5.5 V); separate analog AVCC0 required for ADC reference stability |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, phase counting, and A/D trigger generation |
| ADTRG0–ADTRG7 | ADC conversion triggers | Hardware-triggered sampling from MTU3/GPT events enables precise synchronous acquisition across 7 channels |
| POE0, POE4, POE8, POE10–POE12 | Port Output Enable inputs | External fault detection (e.g., short-circuit) forces MTU3/GPT output pins into high-impedance state for safety |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five full-duplex asynchronous/clock-synchronous interfaces supporting LIN, smart-card, SPI, and I²C emulation modes |
| CANH, CANL | CAN bus differential pair | ISO 11898-1 compliant physical layer interface with 32 configurable mailboxes and error handling |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation engine optimized for real-time compensator updates using 10-bit ADC feedback - eliminates host CPU overhead in SMPS closed-loop control |
| Three-Phase Inverter PWM | Hardware-accelerated complementary PWM with automatic dead-time insertion and non-overlapping waveform enforcement - prevents shoot-through without software intervention |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH/½VREFH generation), and frequency measurement circuit |
| Simultaneous Multi-Channel Sampling | Coordinated triggering across dual S12ADB units enables true simultaneous sampling on up to 7 analog inputs - critical for vector-controlled motor drives |
| Flexible Clock Domain Partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKC/D (100/50 MHz) domains allow optimal trade-off between performance, noise, and power per subsystem |
Applications
| Industrial Motor Inverters | Digital Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase AC induction or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized 7-channel current/voltage sensing, and hardware PWM generation with <312 ps timing resolution. Use Value: Enables precise torque ripple suppression and efficiency optimization via deterministic 100-MHz PWM timing and simultaneous ADC sampling. |
Use Scenario: Closed-loop voltage/current regulation in telecom rectifiers and server PSUs with digital control compliance to IEC60730 Class B. IC Role / Device Role / Timing Role: Dedicated DPC unit performs compensator calculations; dual ADCs monitor input/output rails and sense transformer currents. Use Value: Reduces firmware development effort and improves loop stability by offloading PID/compensator math from main CPU to hardened DPC hardware. |
| Automotive On-Board Chargers (OBC) | Uninterruptible Power Supplies (UPS) |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV on-board chargers requiring CAN communication and functional safety features. IC Role / Device Role / Timing Role: CAN interface handles vehicle network commands; MTU3/GPT manage isolated gate drivers; IWDT and self-test ensure ASIL-B readiness. Use Value: Integrates safety-critical diagnostics (oscillation stop, CRC, ADC self-test) and CAN connectivity in a single chip - reduces BOM count and validation scope. |
Use Scenario: Online double-conversion UPS systems requiring fast transfer switching, battery management, and harmonic distortion monitoring. IC Role / Device Role / Timing Role: Simultaneous 7-channel ADC sampling captures line/battery/load waveforms; USB enables firmware updates; RSPI interfaces with isolation gate drivers. Use Value: Supports real-time harmonic analysis and seamless bypass-to-inverter transition using deterministic interrupt latency and multi-trigger ADC synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEAGFB#V1 | 512 KB flash, 48 KB SRAM, same package and peripheral set; adds 128 KB more program memory and 16 KB more RAM | Preferred for complex motor control stacks with floating-point math libraries or large lookup tables | Select when firmware size exceeds 384 KB or real-time task memory footprint requires >32 KB RAM |
| R5F563TCADFB#V1 | Identical flash/RAM, same 144-pin LQFP, but lacks CAN module (CANH/CANL pins not bonded out) | Suitable for cost-sensitive inverter designs where CAN is unused and external communication uses SCI/USB instead | Choose when CAN is unnecessary and PCB layout reuse of R5F563TCAGFB#V1 footprint is required without CAN routing |
Compared with R5F563TCAGFB#V1, R5F563TEAGFB#V1 provides headroom for larger control algorithms and data buffers, while R5F563TCADFB#V1 removes CAN functionality to reduce cost - both maintain identical PWM precision, ADC capability, and DPC hardware for digital power applications.
Availability
R5F563TCAGFB#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and automotive OBC systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TCAGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group - including R5F563TCAGFB#V1 - was engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, S12ADB) to replace discrete analog controllers and reduce system-level design complexity.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCAGFB#V1?
The R5F563TCAGFB#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle execution), and 5-stage pipeline enable deterministic real-time control in demanding applications like motor inverters and digital SMPS. This performance level is confirmed in the official Renesas datasheet R01DS0087EJ0220 Rev.2.20.
Does the R5F563TCAGFB#V1 include CAN interface support?
Yes, the R5F563TCAGFB#V1 includes a fully compliant ISO 11898-1 CAN 2.0B controller with 32 configurable mailboxes, supporting both standard and extended frames. This is explicitly documented in Table 1.3 of the R01DS0087EJ0220 datasheet, where the "AG" suffix denotes CAN inclusion, and verified in the "List of Products" section showing R5F563TCAGFB#V1 with "CAN module included".
What ADC resources does the R5F563TCAGFB#V1 provide for motor control applications?
The R5F563TCAGFB#V1 integrates dual 12-bit S12ADB units (4 channels × 2) with three sample-and-hold circuits, programmable gain amplifiers (11 gain steps), and window comparators - plus one 10-bit ADA unit with 20 channels and 0.5 µs conversion time. This configuration supports simultaneous 7-channel sampling for current/voltage sensing in 3-phase motor drives, as specified in Section 1.1 and Table 1.2 of the R01DS0087EJ0220 datasheet.
What is the package type and pin count of the R5F563TCAGFB#V1?
The R5F563TCAGFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 × 20 mm body size and 0.5 mm pitch. It provides 81 general-purpose I/O pins, including 27 open-drain outputs, and is rated for −40°C to +85°C operation. This mechanical specification is confirmed in Table 1.1 (Page 8) and Table 1.3 (Page 10) of the R01DS0087EJ0220 datasheet.
How does the Digital Power Supply Controller (DPC) in the R5F563TCAGFB#V1 function?
The DPC in the R5F563TCAGFB#V1 is a dedicated 16-bit fixed-point calculation unit that executes compensator algorithms (e.g., PID, Type II/III) for digital SMPS control using real-time inputs from the 10-bit ADA ADC. It operates independently of the main CPU, reducing latency and jitter in closed-loop regulation - a feature explicitly enabled in "products with product ID code 1", which includes R5F563TCAGFB#V1 per datasheet Section 1.1 and Table 1.2.
R5F563TCAGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCAGFB#V1 FAQ
1.How can I place an order for R5F563TCAGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCAGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCAGFB#V1 reliable?
The price and inventory of R5F563TCAGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCAGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCAGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCAGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCAGFB#V1?
R5F563TCAGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCAGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCAGFB#V1?
For technical support, including R5F563TCAGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCAGFB#V1 requirements.
6.How does Aetrix verify that R5F563TCAGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCAGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCAGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCAGFB#V1?
All R5F563TCAGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCAGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCAGFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TCAGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCAGFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

