Renesas R5F563TCAGFH#V1
- Part No.:
- R5F563TCAGFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TCAGFH#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:2,449
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCAGFH#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 Kbytes on-chip flash, 32 Kbytes SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and digital power supply controller (DPC) for switched-mode power supply control - deployed in motor control and digital power conversion systems.
For engineers reviewing the R5F563TCAGFH#V1 datasheet, R5F563TCAGFH#V1 pinout, R5F563TCAGFH#V1 application, or R5F563TCAGFH#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D functions, three-phase complementary PWM generation without CPU burden, and support for 5-V analog supply with 3.3-V core operation.
Technical Context
The R5F563TCAGFH#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 5-stage CISC Harvard pipeline, and memory protection unit (MPU). It integrates dual independent A/D subsystems: S12ADB (12-bit × 8 channels, 1 µs conversion at 50 MHz ADCLK) and ADA (10-bit × 20 channels, 0.5 µs at 100 MHz ADCLK), both supporting simultaneous sampling triggers from MTU3/GPT timers.
Its real-time control architecture includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM and dead-time auto-generation) and GPT (8-channel 16-bit timer with PWM delay accuracy down to 312 ps at 100 MHz), plus DPC hardware acceleration for digital power loop calculations using 10-bit ADC inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU |
| Memory | 384 Kbytes flash (no wait states @ 100 MHz), 32 Kbytes SRAM, 32 Kbytes data flash (100k write cycles) |
| Analog Peripherals | Dual 12-bit ADC (S12ADB, 8 ch), one 10-bit ADC (ADA, 20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, 312-ps PWM delay resolution), CMT (4 ch) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Power & Temp | 3.3-V core / 5-V analog supply option; –40°C to +85°C (D version); PLQP0112JA-A package (20×20 mm, 0.65 mm pitch) |
Pinout & Package
Package: PLQP0112JA-A, 112-pin LQFP, 20 mm × 20 mm, 0.65 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power/ground | 3.3-V digital supply; decoupling required per Renesas layout guidelines |
| AVCC0, AVSS0 | Analog power/ground | Supports 4.0–5.5 V analog domain; enables high-accuracy ADC with external 5-V reference |
| XTAL, EXTAL | External crystal oscillator input/output | 4–12.5 MHz crystal connection for main clock; supports oscillation-stop detection per IEC60730 |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Hardware-generated three-phase complementary PWM outputs with automatic dead-time insertion |
| ADTRG0–ADTRG7 | A/D conversion trigger inputs | Accepts edge-triggered signals from MTU3/GPT for synchronized sampling across up to 7 ADC channels |
| TXD0–RXD0, etc. | SCI serial I/O | Asynchronous, clock-synchronous, smart-card, SPI/I²C emulation modes supported per channel |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, A/D self-diagnostic (VREFL/VREFH/½VREFH generation) |
| Digital Power Supply Control (DPC) | Hardware-accelerated 16-bit fixed-point compensator using 10-bit ADC inputs for real-time SMPS loop calculation |
| High-Resolution PWM Timing | GPT supports 312-ps PWM edge delay control at 100 MHz ICLK - enables precise gate drive timing in SiC/GaN inverters |
| Simultaneous Multi-ADC Sampling | Three ADC units (S12ADB ×2, ADA ×1) triggered synchronously via MTU3/GPT for phase-current/voltage acquisition in motor drives |
| Robust Peripheral Integration | POE3 unit disables MTU3/GPT output pins on short-circuit detection; comparator-triggered PWM shutdown for overcurrent protection |
Applications
| Motor Control System | Digital AC-DC Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in industrial drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (via FPU), synchronized current sensing (via 3-ADC simultaneous sampling), and gate driver PWM generation (via MTU3/GPT). Use Value: Eliminates CPU overhead for PWM dead-time management and enables <1-µs current-loop update rates using hardware-triggered ADC conversions. |
Use Scenario: Digital control of resonant LLC and active clamp forward converters. IC Role / Device Role / Timing Role: DPC unit computes voltage/current loop compensation; 10-bit ADC measures output ripple; GPT generates precise gate delays for ZVS optimization. Use Value: Reduces firmware development effort for SMPS control by offloading PID and compensator math to dedicated hardware, improving stability margin. |
| Industrial PLC I/O Module | Home Appliance Inverter |
Use Scenario: Analog input conditioning and safety monitoring in modular PLC backplanes. IC Role / Device Role / Timing Role: Simultaneous 8-channel 12-bit ADC acquisition with window comparator alarms; CRC-based firmware integrity checking; IWDT for fail-safe reset. Use Value: Meets SIL-2 functional safety requirements through hardware-supported diagnostics (oscillation detection, memory CRC, A/D self-test). |
Use Scenario: Compressor and fan inverter control in HVAC and refrigerator systems. IC Role / Device Role / Timing Role: Sensorless FOC execution, thermistor/NTC temperature monitoring (via S12ADB PGA), and CAN bus communication with main controller. Use Value: Enables compact, low-BOM-cost inverter designs with integrated 5-V analog supply tolerance and single-chip motor + power control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEAGFH#V1 | 512 Kbytes flash, 48 Kbytes RAM, same peripherals and package | Higher code storage for complex control algorithms or bootloader + application separation | Select when >384 KB flash is required for feature-rich firmware or secure boot implementation. |
| R5F563TCADFH#V0 | Same flash/RAM, identical peripheral set, but D-version (–40°C to +85°C) instead of G-version (–40°C to +105°C) | Lower ambient temperature ceiling; not rated for under-hood automotive or high-temp industrial enclosures | Choose only if operating environment stays ≤+85°C and cost sensitivity outweighs thermal margin needs. |
Compared with R5F563TCAGFH#V1, R5F563TEAGFH#V1 offers greater program memory for advanced motor control libraries, while R5F563TCADFH#V0 sacrifices extended temperature rating for lower unit cost - making R5F563TCAGFH#V1 optimal for thermally demanding digital power and motor applications requiring guaranteed +105°C operation.
Availability
R5F563TCAGFH#V1 is available at Aetrix Electronics and suitable for motor control systems, digital power supplies, industrial PLC modules, and home appliance inverters requiring stable component supply across long production lifecycles.
Supply support for R5F563TCAGFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX63T Group - including R5F563TCAGFH#V1 - was designed specifically for real-time digital power conversion and high-performance motor control, integrating hardware accelerators (DPC, MTU3, GPT) to minimize CPU load in safety-critical embedded systems.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCAGFH#V1?
The R5F563TCAGFH#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RXv1 CPU core with single-precision IEEE-754 floating-point unit. Its 5-stage pipeline and variable-length instruction set enable ultra-compact code density, critical for space-constrained motor control firmware. The R5F563TCAGFH#V1 maintains this performance across its full operating temperature range of –40°C to +105°C.
Does the R5F563TCAGFH#V1 support IEC60730 functional safety compliance?
Yes, the R5F563TCAGFH#V1 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, and A/D converter self-diagnostic function that internally generates VREFL0, VREFH0, and VREFH0/2 reference voltages. These capabilities are documented in the R01DS0087EJ0220 datasheet and enable certified safety routines without external components. The R5F563TCAGFH#V1 leverages these features to reduce software validation effort in appliance and industrial control applications.
What analog-to-digital converter resources does the R5F563TCAGFH#V1 provide?
The R5F563TCAGFH#V1 integrates three ADC subsystems: two independent 12-bit S12ADB units (totaling 8 channels with sample-and-hold, programmable gain amplifier, and window comparator) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK). All units support simultaneous sampling triggered by MTU3 or GPT timers - essential for vector-controlled motor drives. The R5F563TCAGFH#V1 also provides double data registers and self-diagnostic voltage generation for functional safety validation.
How does the Digital Power Supply Controller (DPC) in the R5F563TCAGFH#V1 improve SMPS design?
The DPC in the R5F563TCAGFH#V1 is a dedicated 16-bit fixed-point calculation engine that accelerates digital power supply loop computations - such as PID and type-III compensators - using real-time inputs from the 10-bit ADC. It reduces CPU load by up to 30% in high-frequency LLC resonant converters, enabling faster control updates and improved transient response. The R5F563TCAGFH#V1's DPC is tightly coupled with ADC and PWM peripherals, allowing closed-loop execution in under 500 ns without software intervention.
What package and pin count does the R5F563TCAGFH#V1 use?
The R5F563TCAGFH#V1 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 mm × 20 mm body size and 0.65 mm pin pitch, featuring an exposed thermal pad for enhanced heat dissipation. This package supports all peripherals listed in the RX63T Group datasheet, including CAN, USB, dual ADCs, and full MTU3/GPT timer functionality. The R5F563TCAGFH#V1's pinout is fully compatible with other 112-pin RX63T variants like R5F563TEAGFH#V1 and R5F563TCADFH#V0, enabling scalable design reuse.
R5F563TCAGFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCAGFH#V1 FAQ
1.How can I place an order for R5F563TCAGFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCAGFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCAGFH#V1 reliable?
The price and inventory of R5F563TCAGFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCAGFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCAGFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCAGFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCAGFH#V1?
R5F563TCAGFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCAGFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCAGFH#V1?
For technical support, including R5F563TCAGFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCAGFH#V1 requirements.
6.How does Aetrix verify that R5F563TCAGFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCAGFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCAGFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCAGFH#V1?
All R5F563TCAGFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCAGFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCAGFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TCAGFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCAGFH#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

