Renesas R5F563TCAGFP#V1
- Part No.:
- R5F563TCAGFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TCAGFP#V1.pdf
- Description:
- 32BIT MCU RX-ASSP RX63T-090
- Quantity:
- Payment:

- Shipping:

Inventory:2,234
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCAGFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C and targets real-time closed-loop control in industrial SMPS and 3-phase motor drives.
For engineers reviewing the R5F563TCAGFP#V1 datasheet, R5F563TCAGFP#V1 pinout, R5F563TCAGFP#V1 application, or R5F563TCAGFP#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC calculation unit for digital PFC/LLC control, and support for IEC 60730 safety compliance via self-diagnostic A/D, oscillation-stop detection, and CRC.
Technical Context
The R5F563TCAGFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent frequency-division settings for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz for S12ADB).
It features two complementary PWM timer units-MTU3 (8 channels, 2 × three-phase outputs) and GPT (8 channels, 4 × single-phase or 3 × three-phase + 1 × single-phase)-with hardware dead-time insertion, POE3 output enable control, and precise PWM edge delay (≤312 ps at 100 MHz). The DPC unit performs fixed-point compensator calculations using 10-bit ADC measurement data for switched-mode power supply feedback loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU |
| Memory | 384 KB on-chip flash (no wait states), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs @ 50 MHz PCLKD), one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM & Timers | MTU3 (8 ch, 2 × three-phase complementary), GPT (8 ch, 4 × single-phase or 3 × three-phase + 1), 312-ps PWM delay resolution |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (1 ch, 32 mailboxes), 5 × SCI, 2 × RIIC, 2 × RSPI, no external bus |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for digital PFC/LLC compensator calculation using 10-bit ADC inputs |
| Safety Features | IEC 60730 support: CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, oscillation-stop detection |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (2.7–3.6 V) and analog (3.0–3.6 V or 4.0–5.5 V) domains; separate AVCC/AVSS required for ADC/DAC accuracy |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Phase A/B outputs for up to 2 × three-phase complementary PWM; supports dead-time insertion and phase counting |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels (0–3) provide single-phase complementary PWM; each supports 312-ps edge delay control |
| AN000–AN019 | Analog input | 20-channel 10-bit ADC (ADA) inputs; AN000–AN007 also serve as 8-channel 12-bit S12ADB inputs in 100-pin variant |
| DA0, DA1 | Digital-to-analog output | Two 10-bit voltage-output DACs (0–VREF); used for reference generation or analog feedback injection in power control loops |
| TXD0–RXD4, CANH/CANL | Serial/fieldbus I/O | SCI0–SCI4 (asynchronous/clock-sync/LIN), USB DP/DM, and CAN transceiver pins; CANH/CANL require external termination |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for 16-bit fixed-point compensator math (e.g., PID, lead-lag) using real-time 10-bit ADC measurements |
| Simultaneous 7-channel ADC Sampling | Three ADC units (two S12ADB + one ADA) coordinate sampling triggers to capture synchronized voltage/current waveforms for vector control |
| 312-ps PWM Edge Delay Control | GPT channels 0–3 support sub-nanosecond timing adjustment of rising/falling edges-critical for adaptive dead-time compensation in SiC/GaN inverters |
| IEC 60730 Safety Compliance Logic | On-chip CRC generator, A/D self-test (VREFL/VREFH×1/2/VREFH), IWDT with dedicated oscillator, and oscillation-stop detection reduce external safety component count |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.3×) per S12ADB channel enables direct current-sense signal conditioning without external op-amps |
Applications
| Industrial Switch-Mode Power Supplies | 3-Phase BLDC Motor Inverters |
|---|---|
|
Use Scenario: Digital control of LLC resonant converters and active PFC stages in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Real-time execution of digital compensators (PID/lead-lag) via DPC unit, synchronized sampling of primary-side current/voltage, and generation of high-resolution gate drive signals. Use Value: Eliminates external DSP/FPGA; achieves <1% output regulation error over line/load transients using hardware-accelerated control loop (<1 µs latency). |
Use Scenario: Field-oriented control (FOC) of permanent-magnet synchronous motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Simultaneous sampling of three-phase currents and DC-link voltage, space-vector PWM generation with hardware dead-time, and encoder/QEP position decoding. Use Value: Enables <5 µs current-loop update time and <1% torque ripple through coordinated MTU3/GPT PWM and 7-channel synchronized ADC acquisition. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional AC/DC and DC/AC conversion in online double-conversion UPS systems with battery backup. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier (PFC) and inverter (SPWM/SVPWM) stages; monitors grid sync, battery SOC, and thermal limits. Use Value: Single-chip solution reduces BOM cost by 30% vs. dual-MCU architecture; IEC 60730 diagnostics ensure fail-safe shutdown during overvoltage/overcurrent events. |
Use Scenario: Grid-tied solar microinverters requiring high-efficiency MPPT and harmonic-compliant AC injection. IC Role / Device Role / Timing Role: MPPT algorithm execution (using ADC-measured panel voltage/current), isolation-driver PWM generation, and anti-islanding detection via grid-frequency monitoring. Use Value: Hardware CRC and self-test functions satisfy UL 1741 SB certification requirements; 100-MHz PWM resolution enables >98.5% peak efficiency at 50/60 Hz fundamental. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEAGFP#V1 | 512 KB flash, 48 KB RAM, same package/peripherals; adds CAN module | Required where CAN-based system-level communication (e.g., multi-inverter coordination) is needed | Select when CAN bus integration is mandatory and additional code space is required for complex control algorithms. |
| R5F563TCADFP#V0 | Identical specs but V0 suffix indicates standard temperature grade (-40°C to +85°C) and no CAN; same footprint | Used in cost-sensitive, non-networked power modules where CAN is unused | Choose for lower-cost procurement if CAN functionality is excluded from design and lifecycle traceability is not required. |
Compared with R5F563TCAGFP#V1, R5F563TEAGFP#V1 provides expanded memory and CAN for distributed control systems, while R5F563TCADFP#V0 offers identical power-control capability at reduced cost without CAN-making the #V1 variant optimal for designs requiring guaranteed long-term availability and extended qualification.
Availability
R5F563TCAGFP#V1 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, 3-phase motor inverters, uninterruptible power supplies, and renewable energy inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F563TCAGFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TCAGFP#V1-is designed specifically for real-time digital power conversion and motor control, integrating hardware accelerators (DPC, high-res PWM, synchronized ADC) to replace external DSP+FPGA combinations.
FAQ
What is the operating temperature range for the R5F563TCAGFP#V1?
The R5F563TCAGFP#V1 is rated for operation from –40°C to +85°C (D version). This range is validated for continuous use in industrial power supply and motor drive environments with appropriate thermal design. Derating guidelines apply above +85°C; consult Renesas Application Note R01AN1749 for thermal management recommendations specific to the R5F563TCAGFP#V1.
Does the R5F563TCAGFP#V1 include a CAN interface?
No, the R5F563TCAGFP#V1 does not include the CAN module. Its part number suffix "AG" indicates the "A" series (384 KB flash) and "G" package (100-pin LQFP), but lacks the "C" flag denoting CAN inclusion. CAN is present only in part numbers with "C" in the fourth character (e.g., R5F563TCCDGP#V1) or explicitly stated as "CAN module included" in Renesas' ordering matrix.
What ADC resources are available on the R5F563TCAGFP#V1?
The R5F563TCAGFP#V1 integrates two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). In the 100-pin package, AN000–AN007 serve both S12ADB and ADA, enabling simultaneous sampling across 7 channels using coordinated triggers from MTU3 or GPT timers.
How does the Digital Power Supply Controller (DPC) function in the R5F563TCAGFP#V1?
The DPC in the R5F563TCAGFP#V1 is a dedicated hardware unit that executes 16-bit fixed-point compensator calculations (e.g., PID, type-II/type-III) using measurement data from the 10-bit ADC. It operates autonomously with minimal CPU intervention, reducing control-loop latency to under 1 µs-enabling stable regulation in high-frequency GaN-based SMPS where software-only control would introduce jitter or instability.
Is the R5F563TCAGFP#V1 supported for IEC 60730 functional safety compliance?
Yes, the R5F563TCAGFP#V1 includes multiple hardware features certified for Class B IEC 60730 compliance: oscillation-stop detection, CRC calculator (with three polynomials), self-diagnostic A/D (generating internal test voltages), independent watchdog timer (IWDT) with dedicated LOCO, and frequency measurement circuit (CAC). These reduce external component count and simplify safety certification for end equipment.
R5F563TCAGFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCAGFP#V1 FAQ
1.How can I place an order for R5F563TCAGFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCAGFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCAGFP#V1 reliable?
The price and inventory of R5F563TCAGFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCAGFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCAGFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCAGFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCAGFP#V1?
R5F563TCAGFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCAGFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCAGFP#V1?
For technical support, including R5F563TCAGFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCAGFP#V1 requirements.
6.How does Aetrix verify that R5F563TCAGFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCAGFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCAGFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCAGFP#V1?
All R5F563TCAGFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCAGFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCAGFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TCAGFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCAGFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

