Renesas R5F563TCBDFB#V1
- Part No.:
- R5F563TCBDFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TCBDFB#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,289
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCBDFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time closed-loop SMPS regulation in industrial inverters and UPS systems.
For engineers reviewing the R5F563TCBDFB#V1 datasheet, R5F563TCBDFB#V1 pinout, R5F563TCBDFB#V1 application, or R5F563TCBDFB#V1 equivalent, key selection criteria include its 384 KB on-chip flash with BGO programming, 32 KB SRAM, 144-pin LQFP package (PLQP0144KA-A), –40°C to +85°C operating range, and integrated DPC unit supporting robust digital control algorithms using 10-bit ADC measurement inputs.
Technical Context
The R5F563TCBDFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) + PLL, internal 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKB up to 50 MHz, PCLKC/PCLKD for ADCs).
It features two complementary PWM timer units: MTU3 (8 channels, 3-phase PWM with automatic dead-time insertion) and GPT (8 channels, 100-MHz operation, PWM delay resolution down to 312 ps), both synchronized to PCLKA and capable of triggering simultaneous A/D conversions across up to 7 channels via hardware interconnect.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time execution of digital power control loops within 10 µs |
| Flash Memory | 384 KB on-chip main flash, zero-wait-state access at 100 MHz, programmable via USB/SCI/JTAG |
| SRAM | 32 KB on-chip SRAM, zero-wait-state access, supports instruction and operand storage |
| ADC Resources | Dual 12-bit S12ADB (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch), self-diagnostic support per IEC60730 |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, 100-MHz PWM with 312-ps delay control), POE3 for hardware fault shutdown |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for compensator calculation using 10-bit ADC inputs; no CPU overhead |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, all with DMA/DTC support |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Separate analog/digital domains: AVCC0/AVCC for ADC/DAC reference (4.0–5.5 V), VCC/PLLVCC for core (4.0–5.5 V) |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; required for PLL-based 100-MHz operation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM outputs; hardware dead-time generation and phase counting |
| GPTIO0A–GPTIO7B | GPT waveform I/O | Eight general PWM channels; supports single/three-phase complementary output with software-configurable dead time |
| ADTRG0–ADTRG7 | A/D conversion trigger inputs | Hardware-synchronized start signals from MTU3/GPT for deterministic sampling timing |
| CANRX / CANTX | CAN bus physical interface | Differential CAN 2.0B transceiver pins; compliant with ISO11898-1, supports standard/extended frames |
| USBDP / USBDM | USB 2.0 differential data lines | Full-speed (12 Mbps) USB device interface with integrated transceiver and 2 KB on-chip RAM buffer |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for PID/compensator calculations using 10-bit ADC results; eliminates CPU load in SMPS feedback loops |
| Simultaneous Multi-Channel ADC Sampling | Up to 7 channels sampled concurrently across dual 12-bit S12ADB units - critical for vector-controlled motor drives |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.33×) per ADC channel; enables direct sensing of low-level current shunt voltages without external op-amps |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnostic, and frequency measurement circuit |
| Hardware Fault Protection | POE3 module monitors PWM outputs and triggers immediate high-impedance state on short-circuit or comparator fault detection |
| Flexible Clock Domain Partitioning | Independent ICLK, PCLKA/B/C/D clocks allow optimization: 100 MHz for timers/ADC, 50 MHz for peripherals, 25 MHz for FlashIF |
Applications
| Industrial Motor Drives | Switch-Mode Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation with <312-ps edge delay control, and synchronous 7-channel current/voltage sampling. Use Value: Enables precise torque ripple suppression and >95% efficiency through hardware-accelerated current loop closure at 20 kHz switching frequency. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC rectifiers in telecom and server PSUs. IC Role / Device Role / Timing Role: Dedicated DPC unit computes compensator output using 10-bit ADC measurements; MTU3 triggers synchronous voltage/current sampling. Use Value: Achieves <1% output regulation error over line/load transients without CPU intervention, meeting PMBus compliance requirements. |
| Uninterruptible Power Supplies | Grid-Tied Solar Inverters |
|
Use Scenario: Bidirectional AC/DC conversion with battery charging and seamless transfer between utility and inverter modes. IC Role / Device Role / Timing Role: Dual ADC units capture grid voltage, battery current, and inverter output simultaneously; CAN handles BMS communication. Use Value: Supports Class I safety certification via integrated IEC60730 diagnostics including ADC self-test and clock accuracy monitoring. |
Use Scenario: MPPT and grid-synchronization control in single-phase residential solar inverters. IC Role / Device Role / Timing Role: GPT generates interleaved gate drives for boost/buck stages; USB enables firmware updates; RIIC interfaces with isolation sensors. Use Value: Reduces bill-of-materials by integrating PGA, window comparators, and 10-bit DACs - eliminating 4 external op-amps and 2 DACs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | 512 KB flash, 48 KB SRAM, same package/peripherals; adds 16 KB data flash | Preferred for field-upgradable firmware requiring larger code space and background reprogramming | Select when firmware size exceeds 384 KB or when 100,000-cycle data logging is required |
| R5F563TCDDFB#V0 | Same flash/SRAM, but excludes CAN module; identical pinout and power specs | Suitable for cost-sensitive applications where CAN bus is not needed (e.g., standalone SMPS controllers) | Choose to reduce BOM cost by $0.85 while retaining all analog/timing/peripheral capabilities except CAN |
Compared with R5F563TCBDFB#V1, R5F563TEADFB#V1 offers greater nonvolatile storage headroom for complex control algorithms, while R5F563TCDDFB#V0 removes CAN functionality to lower unit cost - both maintain identical 144-pin LQFP footprint, 100-MHz timing, and DPC acceleration for digital power applications.
Availability
R5F563TCBDFB#V1 is available at Aetrix Electronics and suitable for industrial motor drives, switch-mode power supplies, uninterruptible power supplies, and grid-tied solar inverters requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for R5F563TCBDFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TCBDFB#V1 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety-certified peripherals to replace discrete DSP+FPGA implementations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCBDFB#V1?
The R5F563TCBDFB#V1 operates at a maximum system clock frequency of 100 MHz using its RXv1 32-bit CPU core. It delivers 165 DMIPS of processing performance and includes a single-precision IEEE-754 floating-point unit. This enables deterministic execution of digital power control algorithms and motor FOC calculations within strict timing budgets - essential for R5F563TCBDFB#V1 deployments in real-time industrial systems.
Does the R5F563TCBDFB#V1 include CAN interface capability?
Yes, the R5F563TCBDFB#V1 includes a fully compliant CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frame formats per ISO11898-1. This feature is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, which lists "CAN module included" for all R5F563TCBDFB variants. The CAN peripheral is accessible via dedicated CANTX/CANRX pins in the 144-pin LQFP package.
What ADC resources are integrated into the R5F563TCBDFB#V1?
The R5F563TCBDFB#V1 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels × 2, with simultaneous 7-channel sampling), and one 10-bit ADA unit (20 channels). Each 12-bit unit includes three sample-and-hold circuits, programmable gain amplifiers (11-step gain), and window comparators - all verified in Section 1.1 and Table 1.2 of the R01DS0087EJ0220 datasheet for the 144-pin variant.
What package type and pin count does the R5F563TCBDFB#V1 use?
The R5F563TCBDFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP measuring 20 mm × 20 mm with 0.5 mm pitch. This is explicitly stated in Table 1.3 of the R01DS0087EJ0220 datasheet under the "Package" column for all R5F563TCBDFB variants. The package supports 81 GPIO pins, including 27 open-drain outputs and 29 dedicated input pins.
Is the R5F563TCBDFB#V1 qualified for industrial temperature range operation?
Yes, the R5F563TCBDFB#V1 is rated for operation from –40°C to +85°C (D version), as specified in Table 1.1 and Table 1.3 of the R01DS0087EJ0220 datasheet. This qualification applies to all R5F563TCBDFB#V0 and #V1 variants in the 144-pin LQFP package, making R5F563TCBDFB#V1 suitable for deployment in harsh industrial environments including factory automation and power conversion equipment.
R5F563TCBDFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCBDFB#V1 FAQ
1.How can I place an order for R5F563TCBDFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCBDFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCBDFB#V1 reliable?
The price and inventory of R5F563TCBDFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCBDFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCBDFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCBDFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCBDFB#V1?
R5F563TCBDFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCBDFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCBDFB#V1?
For technical support, including R5F563TCBDFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCBDFB#V1 requirements.
6.How does Aetrix verify that R5F563TCBDFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCBDFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCBDFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCBDFB#V1?
All R5F563TCBDFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCBDFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCBDFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TCBDFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCBDFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

