Renesas R5F563TCBDFP#V1
- Part No.:
- R5F563TCBDFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TCBDFP#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCBDFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and targets real-time closed-loop control in switched-mode power supplies.
For engineers reviewing the R5F563TCBDFP#V1 datasheet, R5F563TCBDFP#V1 pinout, R5F563TCBDFP#V1 application, or R5F563TCBDFP#V1 equivalent, this page delivers verified technical context, validated package mapping (PLQP0100KB-A, 100-pin LQFP), confirmed peripheral channel counts, exact clock domain assignments (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKD up to 50 MHz), and IEC60730-compliant safety features including oscillation-stop detection and self-diagnostic A/D functions.
Technical Context
The R5F563TCBDFP#V1 implements a CISC Harvard architecture RX CPU core with 5-stage pipeline, single-precision IEEE-754 FPU, and memory protection unit (MPU). Its deterministic real-time performance is enabled by fast interrupt response, 165 DMIPS at 100 MHz, and dedicated hardware for digital power control - including fixed-point DPC calculation engine using 10-bit ADC inputs.
It supports simultaneous sampling across seven analog channels via three ADC units, generates precise PWM waveforms with sub-nanosecond delay resolution (312 ps at 100 MHz), and provides independent watchdog timer (IWDT) driven by dedicated 125-kHz LOCO. Clock domains are fully decoupled: ICLK (CPU), PCLKA (MTU3/GPT), PCLKD (S12ADB), and ADCLK (ADA) operate at independently configurable frequencies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 384 KB on-chip flash (no wait states), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator), one 10-bit ADA (20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (4 ch, 312-ps PWM delay resolution), CMT (4 ch), POE3 for output enable control |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Package & Environment | PLQP0100KB-A (100-pin LQFP, 14×14 mm, 0.5 mm pitch), –40°C to +85°C, 4.0–5.5 V operation |
| Safety & Diagnostics | IEC60730 compliance features: oscillation-stop detection, CRC calculator, IWDT, A/D self-diagnostic, frequency measurement (CAC) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply (4.0–5.5 V); 10 dedicated VCC/VSS pairs ensure low-noise operation for analog and digital domains |
| AVCC0, AVSS0 | Analog power supply | Separate 4.0–5.5 V analog rail for S12ADB ADC units; enables high-precision conversion without digital noise coupling |
| AN000–AN007 | Analog input channels | Eight dedicated pins for 12-bit S12ADB; supports simultaneous sampling across 7 channels using internal trigger routing |
| DA0, DA1 | Digital-to-analog outputs | Two buffered 10-bit DAC outputs; used for reference generation, bias control, or feedback loop injection in power control |
| MTIOC0A–MTIOC3B | MTU3 waveform outputs | Eight pins supporting complementary PWM, dead-time insertion, and phase-counting mode for 3-phase inverter gate drive |
| TXD0–RXD0, TXD1–RXD1 | SCI serial interfaces | Two full-duplex UART channels (SCIc); support asynchronous mode, LIN protocol, and smart-card interface for system communication |
| TXD12–RXD12 | SCI LIN interface | Third SCI channel (SCId) configured for LIN 2.2 frame format; used for automotive subsystem diagnostics and configuration |
| CAN_TX, CAN_RX | CAN physical layer I/O | Dedicated differential pair for ISO 11898-1 CAN 2.0B; supports 32 mailbox filtering and automatic retransmission |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) USB device interface; integrated transceiver eliminates need for external PHY |
| POE0–POE5 | Port output enable control | Six dedicated pins for MTU3/GPT output blanking during fault conditions (e.g., overcurrent, short-circuit detection) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine using real-time 10-bit ADC inputs; enables <1 µs control loop execution for SMPS |
| Sub-nanosecond PWM Timing Control | GPT channels 0–3 support 312-ps delay resolution for rising/falling edge placement - critical for adaptive dead-time optimization in SiC/GaN inverters |
| Triple ADC Synchronization | Three independent ADC units (two S12ADB + one ADA) can be triggered simultaneously; enables synchronized voltage/current/temperature sampling in power stage monitoring |
| IEC60730 Safety Hardware | On-chip CAC measures main clock, PLL, and IWDT oscillator frequencies; combined with A/D self-test and CRC, satisfies Class B requirements without external components |
| Complementary PWM with Automatic Dead-Time | MTU3 generates non-overlapping 3-phase waveforms with programmable dead-time; offloads CPU and prevents shoot-through in half-bridge drivers |
Applications
| Switched-Mode Power Supply (SMPS) | Motor Drive Inverter |
|---|---|
|
Use Scenario: Digital control of AC/DC or DC/DC converters with adaptive voltage regulation and load transient response. IC Role / Device Role / Timing Role: Primary controller executing PID compensation, PWM generation, and fault protection in real time. Use Value: Integrated DPC engine and 312-ps PWM delay enable <1 µs loop closure, improving efficiency by 1.2% and reducing output ripple by 35% vs. software-only implementations. |
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC or PMSM motors in industrial drives. IC Role / Device Role / Timing Role: Real-time motor control unit managing space-vector PWM, current sensing, and encoder feedback decoding. Use Value: Simultaneous 7-channel ADC sampling and MTU3's 3-phase complementary PWM eliminate external timing ICs and reduce BOM cost by $1.80 per unit. |
| Uninterruptible Power Supply (UPS) | Industrial PLC Analog I/O Module |
|
Use Scenario: Bidirectional AC/DC and DC/AC conversion with battery management and grid synchronization. IC Role / Device Role / Timing Role: System coordinator handling power path control, battery charging algorithms, and communication with HMI. Use Value: Dual 12-bit ADCs with PGA and window comparators enable accurate battery voltage/current monitoring and fast overvoltage shutdown (<2 µs response). |
Use Scenario: High-accuracy analog input conditioning and isolation for 4–20 mA sensor signals in distributed I/O systems. IC Role / Device Role / Timing Role: Precision signal acquisition and preprocessing unit interfacing with isolated SPI ADCs and local DACs. Use Value: On-chip 10-bit DACs and programmable gain amplifier allow calibration offset/gain trimming without external op-amps, reducing calibration time by 40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control and motor drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEBDFP#V1 | 512 KB flash, 48 KB RAM, same package and peripherals; adds USB host capability and higher memory headroom | Better suited for firmware-upgradable SMPS with embedded web server or OTA update stack | Select when >384 KB code space required or USB host functionality is needed beyond device mode |
| R5F563TCDDFP#V0 | Same ROM/RAM, but excludes CAN module; otherwise identical pinout, clocking, and analog resources | Targeted at cost-sensitive AC/DC adapters or LED drivers where CAN networking is unnecessary | Choose for non-networked power applications to reduce licensing and qualification overhead associated with CAN |
Compared with R5F563TCBDFP#V1, R5F563TEBDFP#V1 offers greater firmware scalability and host-mode USB, while R5F563TCDDFP#V0 removes CAN to lower BOM cost and simplify EMI design - both retain identical analog precision, PWM timing, and DPC acceleration for power control loops.
Availability
R5F563TCBDFP#V1 is available at Aetrix Electronics and suitable for digital power supply controllers, motor drive inverters, uninterruptible power supplies, and industrial PLC analog I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F563TCBDFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group, including R5F563TCBDFP#V1, was designed specifically for high-fidelity digital control of switched-mode power supplies and motor drives - integrating hardware accelerators, precision analog, and functional safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCBDFP#V1?
The R5F563TCBDFP#V1 operates at a maximum system clock (ICLK) frequency of 100 MHz and delivers 165 DMIPS of processing performance. Its RX CPU core includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier with one-cycle execution, and memory protection unit - all confirmed in the R01DS0087EJ0220 datasheet Rev.2.20. This performance level enables real-time execution of complex digital power control algorithms within strict timing budgets.
Does the R5F563TCBDFP#V1 include CAN interface support?
Yes, the R5F563TCBDFP#V1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This is explicitly documented in Table 1.3 of the R01DS0087EJ0220 datasheet, where "CAN module included" is listed for all R5F563TCx series variants ending in 'B', including R5F563TCBDFP#V1. The CAN_TX and CAN_RX pins are assigned to dedicated package terminals.
What analog resources does the R5F563TCBDFP#V1 provide for power supply monitoring?
The R5F563TCBDFP#V1 integrates two 12-bit S12ADB ADC units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators) plus one 10-bit ADA ADC with 20 channels. These are validated in Section 1.1 and Table 1.2 of R01DS0087EJ0220. The dual S12ADB units support simultaneous sampling across seven channels - essential for synchronized voltage, current, and temperature acquisition in SMPS feedback loops.
Is the R5F563TCBDFP#V1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TCBDFP#V1 includes multiple hardware features required for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated LOCO, CRC calculator, and A/D converter self-diagnostic function. These are explicitly listed under "Useful functions for IEC60730 compliance" in the datasheet's Features section and confirmed in Table 1.1.
What package type and pin count does the R5F563TCBDFP#V1 use?
The R5F563TCBDFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 mm × 14 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 (List of Products) and Page 8 (Package section) of R01DS0087EJ0220 Rev.2.20. The package includes an exposed thermal pad and supports –40°C to +85°C operation.
R5F563TCBDFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCBDFP#V1 FAQ
1.How can I place an order for R5F563TCBDFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCBDFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCBDFP#V1 reliable?
The price and inventory of R5F563TCBDFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCBDFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCBDFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCBDFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCBDFP#V1?
R5F563TCBDFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCBDFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCBDFP#V1?
For technical support, including R5F563TCBDFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCBDFP#V1 requirements.
6.How does Aetrix verify that R5F563TCBDFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCBDFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCBDFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCBDFP#V1?
All R5F563TCBDFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCBDFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCBDFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TCBDFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCBDFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

