Renesas R5F563TCBGFA#V1
- Part No.:
- R5F563TCBGFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCBGFA#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:3,662
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCBGFA#V1 from Renesas is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and MTU3/GPT timers supporting three-phase complementary PWM for motor control in industrial inverters.
For engineers reviewing the R5F563TCBGFA#V1 datasheet, R5F563TCBGFA#V1 pinout, R5F563TCBGFA#V1 application, or R5F563TCBGFA#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (10 × 10 mm, 0.5 mm pitch), confirmed 100-pin LQFP pinout, IEC60730-compliant features including self-diagnostic ADC, oscillation-stop detection, and CRC, plus real-world alternative part guidance for power electronics design.
Technical Context
The R5F563TCBGFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and Harvard architecture with 5-stage pipeline. It integrates dual S12ADB 12-bit ADC units (4 channels × 2) with simultaneous 7-channel sampling, programmable gain (11 steps), and self-diagnostic voltage generation (VREFL0, VREFH0×1/2, VREFH0).
Its timing subsystem includes MTU3 (8-channel 16-bit timer) and GPT (4-channel 16-bit PWM timer) both operating at 100 MHz PCLKA, enabling non-overlapping three-phase complementary PWM with hardware dead-time insertion and sub-nanosecond PWM delay resolution (312 ps at 100 MHz). The CAN module complies with ISO11898-1 and provides 32 mailboxes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB flash (no wait states @100 MHz), 32 KB SRAM, 8 KB data flash |
| Analog Peripherals | Dual 12-bit S12ADB ADC (4 ch × 2, 1 µs/ch @50 MHz ADCLK), one 10-bit ADA ADC (20 ch, 0.5 µs/ch @100 MHz), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch) + GPT (4 ch) both @100 MHz PCLKA; 3-phase complementary PWM with hardware dead-time; 312-ps PWM delay resolution |
| Communication | CAN v2.0B (ISO11898-1, 32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Package & Environment | PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
| IEC60730 Support | Oscillation-stop detection, frequency measurement (CAC), CRC calculator, ADC self-diagnostic, IWDT with dedicated LOCO |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed pad (thermal pad), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic supply (2.7–3.6 V) and ground; separate AVCC/AVSS for analog domains |
| XTAL, EXTAL | Crystal oscillator input/output | Supports 4–12.5 MHz external crystal for main clock; enables PLL-based 100 MHz system clock |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART communication channel; supports LIN protocol via SCId |
| CAN_TX, CAN_RX | CAN transceiver interface | Differential CAN bus signals compliant with ISO11898-1; requires external transceiver |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 full-speed interface | Integrated USB Device Controller (UDC); supports self-/bus-powered modes and OTG |
| AD00–AD07 | Analog input channels | Eight dedicated pins for 12-bit S12ADB ADC inputs; support simultaneous sampling across 7 channels |
| DA00, DA01 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF; used for feedback loop biasing or reference generation |
| MTIOC0A–MTIOC3B | MTU3 waveform output | Complementary PWM outputs for 3-phase inverter control; POE3 enables hardware fault shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase PWM engine | Hardware dead-time insertion and non-overlapping waveform generation on MTU3/GPT eliminate CPU overhead in motor control loops |
| IEC60730 safety functions | On-chip CAC measures main clock/PLL/IWDT frequencies; CRC unit validates firmware/data; ADC self-test generates internal test voltages |
| Simultaneous multi-ADC sampling | Three independent ADC units coordinate to sample up to 7 channels concurrently-critical for vector-controlled PMSM drives |
| Programmable gain amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel enables direct connection of low-level current-sense shunt signals without external op-amps |
| Digital Power Supply Controller (DPC) | Fixed-point calculation unit accelerates compensator math for digital SMPS control; uses raw 10-bit ADC results as input |
Applications
| Industrial Motor Drive | Switch-Mode Power Supply (SMPS) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating synchronized PWM waveforms, sampling phase currents via dual S12ADB ADCs with simultaneous 7-channel capture. Use Value: Hardware-accelerated PWM with 312-ps delay tuning and POE3 fault shutdown enable safe, high-efficiency inverter operation without software intervention. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) requiring fast voltage/current regulation. IC Role / Device Role / Timing Role: Real-time DPC unit computes PID/compensator outputs; 10-bit ADA ADC samples primary-side current/voltage at 2-MHz rate; 10-bit DACs generate reference signals. Use Value: Integrated DPC eliminates need for external DSP/FPGA; 100-MHz PWM timing and 0.5-µs ADC conversion reduce control loop latency below 1 µs. |
| Automotive Body Control | Appliance Power Management |
|
Use Scenario: Central body controller managing lighting, window lift, seat position, and LIN-connected sensors in entry-level vehicles. IC Role / Device Role / Timing Role: System-on-chip integrating LIN-compliant SCId, CAN for gateway communication, 12-bit ADCs for potentiometer/sensor reading, and GPIO for relay/LED control. Use Value: Single-chip solution reduces BOM count; IEC60730 compliance features (IWDT, CAC, CRC) satisfy ASIL-B functional safety requirements without external monitors. |
Use Scenario: Smart inverter microwave oven with variable-frequency magnetron drive and real-time thermal monitoring. IC Role / Device Role / Timing Role: Dual ADC subsystem samples thermistor arrays and AC line voltage simultaneously; MTU3 generates variable-frequency PWM for magnetron anode supply; USB enables firmware updates. Use Value: Simultaneous 7-channel ADC sampling ensures accurate thermal profiling; 384 KB flash accommodates multiple cooking profiles and safety-certified bootloader. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEBGFA#V1 | 512 KB flash, 48 KB SRAM, same package and peripheral set; adds 24 KB data flash vs. 8 KB in R5F563TCBGFA#V1 | Required for larger firmware images or extensive parameter storage in field-upgradable systems | Select when >384 KB code space or >8 KB reprogrammable data retention is needed; identical pinout and software compatibility |
| STM32F334R8T6 | ARM Cortex-M4F @72 MHz, 64 KB flash, 12 KB SRAM, no CAN, single 12-bit ADC (16 ch), no DPC or simultaneous multi-ADC sampling | Suitable for cost-sensitive, lower-performance motor control where CAN and advanced safety features are not required | Choose for simpler BLDC fan control or basic SMPS; lacks IEC60730 features, simultaneous sampling, and hardware PWM dead-time-requires software management |
Compared with R5F563TEBGFA#V1, the R5F563TCBGFA#V1 trades flash/SRAM capacity for lower cost while retaining identical motor control peripherals and safety features; versus STM32F334R8T6, it delivers higher PWM precision, integrated CAN, and certified functional safety capabilities essential for industrial inverters.
Availability
R5F563TCBGFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, automotive body controllers, and appliance inverter systems requiring stable component supply, long-term lifecycle support, and IEC60730-compliant embedded control.
Supply support for R5F563TCBGFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TCBGFA#V1-is designed specifically for high-precision motor control and digital power conversion, integrating hardware-accelerated PWM, safety-certifiable peripherals, and real-time analog subsystems.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCBGFA#V1?
The R5F563TCBGFA#V1 operates at a maximum frequency of 100 MHz using the RXv1 32-bit CPU core, delivering 165 DMIPS. Its Harvard architecture with 5-stage pipeline, single-cycle 32-bit multiplier, and IEEE-754-compliant floating-point unit enable deterministic real-time execution for motor control algorithms. All memory accesses occur without wait states at full speed.
Does the R5F563TCBGFA#V1 include CAN interface support, and what standard does it comply with?
Yes, the R5F563TCBGFA#V1 includes a CAN module compliant with ISO11898-1 (CAN 2.0B), supporting both standard and extended frames. It provides 32 configurable mailboxes for message filtering and prioritization. The CAN peripheral is fully integrated and requires only an external physical-layer transceiver for bus connection.
What analog capabilities does the R5F563TCBGFA#V1 offer for motor current sensing?
The R5F563TCBGFA#V1 provides dual 12-bit S12ADB ADC units (4 channels × 2) with simultaneous 7-channel sampling, programmable gain amplifiers (11 gain steps up to 13.333×), and window comparators-enabling direct shunt-based current measurement without external signal conditioning. A separate 10-bit ADA ADC offers 20 channels at 2-MHz sampling for auxiliary voltage/temperature monitoring.
How does the R5F563TCBGFA#V1 support IEC60730 functional safety compliance?
The R5F563TCBGFA#V1 integrates multiple IEC60730-compliant features: oscillation-stop detection, clock accuracy measurement circuit (CAC) for main/PLL/IWDT clocks, CRC calculator for memory/data integrity, independent watchdog timer (IWDT) with dedicated LOCO, and ADC self-diagnostic function that internally generates VREFL0, VREFH0×1/2, and VREFH0 test voltages.
What is the package type and pin count of the R5F563TCBGFA#V1, and is it RoHS compliant?
The R5F563TCBGFA#V1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size, 0.5 mm pitch, and exposed thermal pad. It is RoHS compliant and rated for operation from –40°C to +85°C (D version). Pinout matches other RX63T 100-pin variants, enabling drop-in replacement within the same package family.
R5F563TCBGFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCBGFA#V1 FAQ
1.How can I place an order for R5F563TCBGFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCBGFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCBGFA#V1 reliable?
The price and inventory of R5F563TCBGFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCBGFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCBGFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCBGFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCBGFA#V1?
R5F563TCBGFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCBGFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCBGFA#V1?
For technical support, including R5F563TCBGFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCBGFA#V1 requirements.
6.How does Aetrix verify that R5F563TCBGFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCBGFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCBGFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCBGFA#V1?
All R5F563TCBGFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCBGFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCBGFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TCBGFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCBGFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

