My Inquiry
My Account
Renesas R5F563TCBGFB#V1
- Part No.:
- R5F563TCBGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TCBGFB#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:
- Shipping:
Inventory:1,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCBGFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and dedicated Digital Power Supply Controller (DPC) hardware for switched-mode power supply compensation calculations.
For engineers reviewing the R5F563TCBGFB#V1 datasheet, R5F563TCBGFB#V1 pinout, R5F563TCBGFB#V1 application, or R5F563TCBGFB#V1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution at 100 MHz), IEC60730-compliant self-diagnostic features, and integrated analog front-end resources essential for real-time closed-loop digital power and inverter control.
Technical Context
The R5F563TCBGFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL (4–12.5 MHz input), with independent PCLKA (up to 100 MHz) for MTU3/GPT timers and PCLKD (up to 50 MHz) for S12ADB ADCs.
It features two independent A/D subsystems: S12ADB (12-bit × 8 channels, simultaneous 3-channel sampling per unit) and ADA (10-bit × 20 channels, 0.5 µs conversion time at 100-MHz ADCLK), plus DPC hardware that performs fixed-point compensatory calculations using raw ADC results - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB on-chip flash (no wait states), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC Resources | Two 12-bit S12ADB units (8 ch total, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM, dead-time auto-insertion); GPT (8 ch, 312-ps PWM delay resolution) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power Support | Dedicated DPC hardware block for digital SMPS control loop calculations using ADC inputs |
| Operating Range | −40°C to +85°C (D version), 3.0–3.6 V or 4.0–5.5 V supply options, 48-pin LQFP package |
Pinout & Package
Package: PLQP0048KB-A, 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (core/I/O), AVCC/AVCC0 (analog), VREF (reference voltage input) |
| PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7 | General-purpose I/O | 48 total GPIO pins; 25 support 5-V tolerance; configurable open-drain, pull-up/down, slew rate |
| AD00–AD07 | Analog input channels | 8 dedicated pins for S12ADB unit; support simultaneous sampling across 3 channels |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF; used for feedback biasing or reference generation |
| MTIOC0A–MTIOC3B, GTIOCA–GTIOCB | PWM waveform outputs | GPT/MTU3 complementary PWM outputs with hardware dead-time insertion and POE3 fault shutdown control |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for SMPS compensator algorithms using raw ADC data |
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit |
| Precision PWM Timing | 312-ps resolution for PWM edge delay control (GPT at 100 MHz ICLK), enabling fine-grained dead-time tuning |
| Integrated Analog Front-End | Programmable gain amplifier (11-step), window comparator (3 ch/unit), and triple sample-and-hold per S12ADB unit |
| Robust Communication Suite | CAN 2.0B with 32 mailboxes, USB 2.0 FS with 2 KB buffer, dual RIIC supporting SMBus, and RSPI up to 12.5 Mbps (48-pin) |
Applications
| Digital Switch-Mode Power Supply | Brushless DC Motor Drive |
|---|---|
|
Use Scenario: Real-time voltage/current regulation in AC-DC or DC-DC converters with adaptive loop compensation. IC Role / Device Role / Timing Role: Primary controller executing digital PID loops via DPC hardware, sampling ADCs at 1-MHz aggregate rate, generating synchronized PWM with sub-nanosecond timing precision. Use Value: Eliminates external DSP/FPGA for control law execution; reduces BOM cost and design complexity while meeting IEC60730 Class B requirements. |
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC motors in industrial fans, pumps, and compressors. IC Role / Device Role / Timing Role: Sensorless or hall-sensor-based commutation controller with simultaneous 3-channel current sampling, 3-phase complementary PWM output, and fast interrupt response for overcurrent protection. Use Value: Enables <1-µs current loop update intervals and hardware-dead-time management - critical for high-efficiency, low-noise motor operation. |
| Uninterruptible Power Supply (UPS) | Industrial PLC I/O Module |
|
Use Scenario: Bidirectional AC/DC and DC/AC conversion with battery charge/discharge management and grid synchronization. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier and inverter stages; uses both S12ADB and ADA for multi-range sensing (voltage, current, temperature), USB for configuration, CAN for system bus communication. Use Value: Single-chip solution replaces discrete analog front-end + separate MCU, reducing footprint and improving thermal coupling between sensing and control paths. |
Use Scenario: Analog input/output expansion module for programmable logic controllers requiring high-accuracy signal conditioning and isolation interface. IC Role / Device Role / Timing Role: Local signal processor handling 12-bit analog acquisition (8 ch), 10-bit DAC output (2 ch), CRC-checked CAN messaging, and watchdog supervision for safety-critical I/O. Use Value: Meets SIL-2 functional safety prerequisites via built-in diagnostic features (ADC self-test, oscillator monitoring, register protection) without external safety monitor IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TCADFB#V1 | 144-pin LQFP, 384 KB flash, 32 KB RAM, includes CAN module, higher pin count and peripheral channel count | Supports external bus interface, more ADC channels (dual 4-ch S12ADB), full 5-channel SCI, 2× RIIC, 2× RSPI | Select when CAN communication, expanded analog I/O, or external memory interface is required; not pin-compatible with R5F563TCBGFB#V1 |
| R5F563TBADFB#V1 | 144-pin LQFP, 256 KB flash, 24 KB RAM, includes CAN, lower memory and RAM capacity than R5F563TCBGFB#V1 | Limited ADC resources (single 4-ch S12ADB unit), no DPC block, reduced timer/PWM channel count | Choose for cost-sensitive digital power designs where DPC and full analog feature set are unnecessary; requires PCB redesign due to different package |
Compared with R5F563TCADFB#V1 and R5F563TBADFB#V1, the R5F563TCBGFB#V1 uniquely balances compact 48-pin packaging with full digital power control capability - including DPC, dual S12ADB units, and 312-ps PWM delay - making it optimal for space-constrained, high-precision SMPS and motor control modules where CAN is not required.
Availability
R5F563TCBGFB#V1 is available at Aetrix Electronics and suitable for digital power supply design, brushless DC motor control, uninterruptible power systems, and industrial I/O modules requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TCBGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63T Group, including R5F563TCBGFB#V1, was designed specifically for digital power conversion and motor control applications - integrating high-precision analog peripherals, deterministic real-time processing, and functional safety features into a single compact MCU.
FAQ
What is the operating temperature range for R5F563TCBGFB#V1?
The R5F563TCBGFB#V1 is rated for −40°C to +85°C (D version). It does not support the extended −40°C to +105°C (G version) range. This rating applies across its full specified supply voltage range (3.0–3.6 V or 4.0–5.5 V) and ensures reliable operation in industrial power and motor control environments without derating.
Does R5F563TCBGFB#V1 include a CAN interface?
No, R5F563TCBGFB#V1 does not include the CAN module. Per Renesas documentation (R01DS0087EJ0220, Table 1.3), only part numbers ending in "...B..." or "...E..." with suffix "D" (e.g., R5F563TCDDFB#V0) denote CAN-disabled variants. The "G" in R5F563TCBGFB#V1 indicates 48-pin LQFP packaging and D-version temperature grade, not CAN functionality.
What ADC resources are available on R5F563TCBGFB#V1?
R5F563TCBGFB#V1 integrates one 12-bit S12ADB unit with 8 channels and three sample-and-hold circuits, plus one 10-bit ADA unit with 20 channels. It lacks the second S12ADB unit found in 100+ pin variants. Conversion times are 1.0 µs/channel (S12ADB at 50-MHz PCLKD) and 0.5 µs/channel (ADA at 100-MHz ADCLK).
Is the Digital Power Supply Controller (DPC) block present in R5F563TCBGFB#V1?
Yes, R5F563TCBGFB#V1 includes the dedicated DPC hardware block. As confirmed in the datasheet (R01DS0087EJ0220, page 7), DPC is supported in all RX63T packages with product ID code "1", and R5F563TCBGFB#V1 belongs to the "TC" series with ID code 1 - enabling hardware-accelerated compensator calculations for digital SMPS control without CPU load.
What is the maximum PWM timing resolution achievable with R5F563TCBGFB#V1?
R5F563TCBGFB#V1 achieves 312-ps PWM edge delay resolution using the General PWM Timer (GPT) at 100 MHz system clock (ICLK). This is derived from 1/32 × (1/100 MHz) = 312.5 ps, as specified for GPT channels 0–3 in the datasheet (R01DS0087EJ0220, page 5), enabling precise dead-time tuning for high-efficiency power stage control.
R5F563TCBGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCBGFB#V1 FAQ
1.How can I place an order for R5F563TCBGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCBGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCBGFB#V1 reliable?
The price and inventory of R5F563TCBGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCBGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCBGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCBGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCBGFB#V1?
R5F563TCBGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCBGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCBGFB#V1?
For technical support, including R5F563TCBGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCBGFB#V1 requirements.
6.How does Aetrix verify that R5F563TCBGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCBGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCBGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCBGFB#V1?
All R5F563TCBGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCBGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCBGFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TCBGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCBGFB#V1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
