Renesas R5F563TCDDFA#H0
- Part No.:
- R5F563TCDDFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCDDFA#H0.pdf
- Description:
- RX63T 384KB, 32KB LQFP120 100MHZ
- Quantity:
- Payment:

- Shipping:

Inventory:3,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFA#H0 from Renesas is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and hardware-accelerated digital power supply control (DPC) - designed for real-time motor control and switched-mode power supply applications in industrial inverters and UPS systems.
For engineers reviewing the R5F563TCDDFA#H0 datasheet, R5F563TCDDFA#H0 pinout, R5F563TCDDFA#H0 application, or R5F563TCDDFA#H0 equivalent, this page delivers verified specifications, package mapping to PLQP0120KA-A (120-pin LQFP), confirmed PWM timing resolution (312 ps at 100 MHz), IEC60730-compliant self-diagnostic features, and validated alternative MCUs for digital power and motor control designs.
Technical Context
The R5F563TCDDFA#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. It integrates dedicated hardware for digital power control (DPC unit), simultaneous sampling across three ADC units, and complementary PWM generation with automatic dead-time insertion.
Its clock system supports independent domain clocks: ICLK up to 100 MHz for CPU/MTU3/GPT, PCLKA up to 100 MHz for timers, PCLKC up to 100 MHz for 10-bit ADC, and PCLKD up to 50 MHz for 12-bit ADC. The device omits CAN functionality (per product ID code 'D'), distinguishing it from 'E'-suffix variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RXv1 32-bit CPU with IEEE-754 FPU, 165 DMIPS @ 100 MHz - enables real-time floating-point control loops without software emulation. |
| Flash / RAM | 384 KB on-chip flash (no wait states @ 100 MHz), 32 KB SRAM - sufficient for complex motor control algorithms and safety firmware partitions. |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + one 10-bit ADA (20 ch); simultaneous 7-channel sampling - supports multi-sensor current/voltage feedback in 3-phase inverters. |
| PWM Timing | GPT-based 100 MHz PWM with 312 ps delay resolution - allows precise gate-drive timing calibration for SiC/GaN power stages. |
| Digital Power Control | Dedicated DPC unit with 16-bit fixed-point compensator - accelerates PID/robust control calculations using ADC measurement results directly. |
| IEC60730 Compliance | Built-in oscillation-stop detection, CRC calculator, IWDT with dedicated 125-kHz LOCO, ADC self-diagnostic - meets Class B functional safety requirements. |
| Package | PLQP0120KA-A: 120-pin LQFP, 16 × 16 mm, 0.5 mm pitch - compatible with standard industrial PCB assembly and thermal management for 3–5 W dissipation. |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / ground | Separate analog/digital domains: AVCC0/AVCC (4.0–5.5 V) and VCC (4.0–5.5 V) enable noise-isolated high-precision ADC operation. |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels support three-phase complementary PWM output (2 channels) and phase-counting - drives 3-phase inverter bridges without CPU overhead. |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight GPT pins deliver 4-channel single-phase or 3-channel three-phase complementary PWM with programmable dead time - used for auxiliary power stage control. |
| AD000–AD019 | Analog inputs | 20 dedicated 10-bit ADC inputs + 8 dedicated 12-bit inputs (S12ADB) - supports simultaneous sampling of DC-link voltage, phase currents, and temperature sensors. |
| DA00, DA01 | DAC outputs | Two 10-bit voltage outputs (0–VREF) - generate reference waveforms or bias signals for analog comparators in protection circuits. |
| POE0–POE5 | Port output enable | Six POE inputs trigger automatic high-impedance state on MTU3/GPT pins during overcurrent - critical for fast short-circuit shutdown in power modules. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation unit processes PID/compensator equations using raw 10-bit ADC data - reduces control loop latency to <1 µs. |
| Simultaneous ADC Sampling | Three independent ADC units coordinate to sample up to 7 channels concurrently - captures synchronized current/voltage snapshots for vector control in motor drives. |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per 12-bit ADC channel - enables direct connection of low-level shunt resistor signals without external op-amps. |
| Complementary PWM with Auto Dead-Time | MTU3/GPT hardware inserts non-overlapping delays between high-side/low-side gate signals - prevents shoot-through in IGBT/SiC half-bridges without software intervention. |
| IEC60730 Self-Diagnostic Suite | Integrated CRC generator, oscillator-stop detector, ADC self-test (VREFL/VREFH×0.5/VREFH), and IWDT with dedicated LOCO - satisfies full Class B diagnostic coverage. |
Applications
| Industrial Motor Drive | Uninterruptible Power Supply (UPS) |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/induction motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (Park/Clarke transforms, PID regulators) using FPU and DPC unit; synchronized PWM and ADC sampling at 10–20 kHz switching frequency. Use Value: 312 ps PWM delay resolution enables precise gate timing for SiC MOSFETs; simultaneous 7-channel ADC sampling ensures accurate current reconstruction without interpolation error. |
Use Scenario: Digital control of bidirectional AC/DC and DC/AC converters in online double-conversion UPS systems. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier (PFC) and inverter stages; uses DPC unit for voltage/current loop compensation and GPT for isolated gate drive timing. Use Value: Hardware CRC and IWDT with dedicated LOCO meet IEC62040-4 Class B requirements; 10-bit 20-channel ADC monitors multiple DC rails and battery parameters simultaneously. |
| Switched-Mode Power Supply (SMPS) | Renewable Energy Inverter |
Use Scenario: High-efficiency LLC resonant and phase-shifted full-bridge DC/DC converters in telecom and server PSUs. IC Role / Device Role / Timing Role: Primary-side digital controller executing adaptive dead-time control, soft-start, and overvoltage protection using DPC and comparator-triggered ADC conversions. Use Value: DPC unit computes compensator outputs in ≤200 ns using 10-bit ADC samples - eliminates external DSP and reduces BOM cost vs. dual-chip solutions. |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection, MPPT, and harmonic filtering. IC Role / Device Role / Timing Role: Central controller performing MPPT (perturb-and-observe), grid synchronization (PLL), and THD-optimized PWM generation via MTU3's reset-synchronous mode. Use Value: Dual 12-bit ADCs with PGA measure shunt-based current and PV voltage with 12-bit precision; USB interface enables field firmware updates without JTAG hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Includes CAN module (32 mailboxes), same 384 KB flash/32 KB RAM, identical PLQP0120KA-A package. | Required where CAN bus communication with higher-level controllers or HMI is needed (e.g., modular UPS systems). | Select when CAN connectivity is mandatory; no PCB changes required due to pin-to-pin compatibility. |
| STM32F334R8T6 | ARM Cortex-M4F @ 72 MHz, 64 KB flash, 12 KB RAM, no DPC unit, integrated op-amps/comparators, 12-bit ADC @ 5 MSPS. | Better suited for cost-sensitive, lower-power SMPS (<500 W) with analog signal conditioning needs but less demanding real-time control. | Choose for simpler topologies without vector control or IEC60730 certification; requires layout redesign due to different pinout and peripheral mapping. |
Compared with R5F563TEADFA#V0, the R5F563TCDDFA#H0 removes CAN to reduce cost and complexity in standalone power modules; versus STM32F334R8T6, it delivers higher deterministic performance (100 MHz vs. 72 MHz), dedicated DPC acceleration, and full IEC60730 Class B support out-of-box - making it optimal for certified industrial-grade inverters and UPS.
Availability
R5F563TCDDFA#H0 is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, switched-mode power supplies, and renewable energy inverters requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F563TCDDFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TCDDFA#H0 - was engineered specifically for digital power conversion and real-time motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730) to replace discrete DSP+FPGA solutions.
FAQ
What is the maximum operating frequency and core type of the R5F563TCDDFA#H0?
The R5F563TCDDFA#H0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with IEEE-754 single-precision floating-point unit (FPU). This delivers 165 DMIPS performance and supports deterministic real-time execution of motor control and power conversion algorithms without software floating-point libraries. The core implements a 5-stage pipeline and variable-length instructions for compact, efficient code.
Does the R5F563TCDDFA#H0 include CAN interface functionality?
No, the R5F563TCDDFA#H0 does not include CAN interface functionality. Its product ID code 'D' explicitly denotes CAN exclusion, as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants in the same RX63T family and package, consider R5F563TEADFA#V0 (same PLQP0120KA-A package, 384 KB flash, 32 KB RAM) which integrates a full ISO11898-1 compliant CAN module with 32 mailboxes.
What ADC resources are available on the R5F563TCDDFA#H0?
The R5F563TCDDFA#H0 provides three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using coordinated triggers from MTU3 or GPT timers - essential for accurate current sensing in 3-phase motor control and multi-rail monitoring in UPS systems.
How does the Digital Power Controller (DPC) unit function in the R5F563TCDDFA#H0?
The DPC unit in the R5F563TCDDFA#H0 is a dedicated 16-bit fixed-point hardware accelerator that performs compensator calculations (e.g., PID, lead-lag) for switched-mode power supplies. It accepts raw 10-bit ADC measurements directly, executes robust control algorithms with high stability margins, and outputs results to PWM timers - reducing control loop latency to under 1 µs and eliminating the need for external DSPs in high-performance SMPS designs.
What package and pin count does the R5F563TCDDFA#H0 use?
The R5F563TCDDFA#H0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body size and 0.5 mm pitch. This package supports all key peripherals including MTU3/GPT waveform outputs, 20-channel 10-bit ADC inputs, dual DAC outputs, and six POE (port output enable) pins for fast fault shutdown - making it suitable for industrial power module layouts requiring thermal reliability and assembly compatibility.
R5F563TCDDFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFA#H0 FAQ
1.How can I place an order for R5F563TCDDFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFA#H0 reliable?
The price and inventory of R5F563TCDDFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFA#H0?
R5F563TCDDFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFA#H0?
For technical support, including R5F563TCDDFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFA#H0 requirements.
6.How does Aetrix verify that R5F563TCDDFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFA#H0?
All R5F563TCDDFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TCDDFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

