Renesas R5F563TCDDFA#H1
- Part No.:
- R5F563TCDDFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCDDFA#H1.pdf
- Description:
- RX63T 384KB, 32KB LQFP120 100MHZ
- Quantity:
- Payment:

- Shipping:

Inventory:2,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFA#H1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 384 Kbytes of on-chip flash, 32 Kbytes of SRAM, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C with 4.0–5.5 V supply and supports IEC60730 safety compliance features including oscillation-stop detection and self-diagnostic A/D functions.
For engineers reviewing the R5F563TCDDFA#H1 datasheet, R5F563TCDDFA#H1 pinout, R5F563TCDDFA#H1 application, or R5F563TCDDFA#H1 equivalent, key selection considerations include its 120-pin LQFP package (PLQP0120KA-A), absence of CAN interface, support for three-phase complementary PWM generation via MTU3/GPT timers, 312-ps PWM delay resolution at 100 MHz, and dedicated DPC unit for switched-mode power supply control algorithms.
Technical Context
The R5F563TCDDFA#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its memory subsystem includes zero-wait-state 384 Kbytes flash (100 MHz access), 32 Kbytes SRAM, and 32 Kbytes data flash rated for 100,000 erase/write cycles.
Peripherals are clocked independently: ICLK up to 100 MHz for CPU/MTU3/GPT, PCLKA up to 100 MHz for timers, PCLKB up to 50 MHz for peripherals, PCLKC up to 100 MHz for 10-bit ADC, and PCLKD up to 50 MHz for 12-bit ADC. The device lacks CAN but includes USB 2.0 full-speed, five SCIs, two RIICs, two RSPIs, and hardware CRC/DPC units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM timing resolution and real-time DPC calculations |
| Memory | 384 Kbytes flash (no wait states), 32 Kbytes SRAM, 32 Kbytes data flash (100k write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch), two 10-bit DACs |
| PWM & Timing | MTU3 (8 ch) + GPT (8 ch) supporting three-phase complementary PWM, dead-time insertion, and 312-ps delay control |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for compensatory calculations in SMPS digital control loops |
| Package & Temp | 120-pin LQFP (PLQP0120KA-A, 16×16 mm, 0.5 mm pitch), industrial temp range (–40°C to +85°C) |
Pinout & Package
120-pin LQFP package (PLQP0120KA-A, 16 × 16 mm, 0.5 mm pitch) with 72 GPIO pins, 21 dedicated input pins, and 26 open-drain outputs. Supports 5-V tolerant inputs on 39 pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / PLLVCC | Core & PLL power supply | 4.0–5.5 V operation; separate PLL domain enables stable high-frequency clock synthesis |
| AVCC0 / AVCC | Analog power supply | 4.0–5.5 V analog rail; powers 12-bit ADCs, DACs, and PGA circuitry |
| XTAL / EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for precise clock source; used with internal PLL for 100 MHz ICLK |
| MTIOC0A / MTIOC0B | MTU3 channel 0 complementary PWM output | Hardware-generated non-overlapping waveforms for 3-phase inverter gate drive; no CPU overhead |
| ADTRG0 / ADTRG1 | A/D conversion trigger inputs | Accept external or timer-synchronized start signals for synchronized sampling across multiple ADC units |
| POE0 / POE4 / POE8 | Port output enable control inputs | Enable/disable MTU3/GPT PWM output pins during fault conditions (e.g., short-circuit detection) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time SMPS compensator updates using 10-bit ADC inputs |
| Simultaneous 7-Channel Sampling | Three independent ADC units coordinate sampling triggers to capture phase currents/voltages synchronously for motor control |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel; enables direct low-level current sensing without external op-amps |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, and frequency measurement circuit |
| High-Resolution PWM Delay | 312-ps timing resolution on GPT PWM outputs enables precise dead-time tuning for SiC/GaN gate drivers |
Applications
| Motor Drive Inverter | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Controlling 3-phase BLDC/PMSM inverters in HVAC compressors or industrial drives. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms, generation of synchronized three-phase PWM with hardware dead-time, and simultaneous sampling of motor phase currents. Use Value: Eliminates need for external PWM generators or analog current-sense amplifiers; DPC unit accelerates voltage loop compensation in digital SMPS co-located on same board. |
Use Scenario: Digital control of resonant LLC or phase-shifted full-bridge AC-DC converters in server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using 10-bit ADC for output voltage/current feedback, 10-bit DAC for reference generation, and DPC unit for PID/compensator math. Use Value: Reduces BOM by integrating precision analog front-end, high-resolution PWM timing, and dedicated power control math in one chip. |
| Solar Microinverter | Industrial PLC Analog I/O Module |
|
Use Scenario: MPPT and grid-synchronization control in single-phase solar microinverters. IC Role / Device Role / Timing Role: Simultaneous sampling of DC input voltage/current and AC output voltage/current; generation of isolated gate-drive signals with adaptive dead-time. Use Value: Dual 12-bit ADCs with common S/H enable cycle-accurate synchronization between DC and AC measurements for accurate power calculation. |
Use Scenario: High-accuracy analog input conditioning and isolation in modular PLC backplanes. IC Role / Device Role / Timing Role: Precision 12-bit ADC acquisition with programmable gain, window comparator fault detection, and CRC-protected data transfer over SCI/RSPI. Use Value: On-chip PGA and self-diagnostic A/D eliminate external signal-conditioning ICs while meeting SIL-2 functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Includes CAN module; identical 384 KB flash, 32 KB RAM, 120-pin LQFP, and DPC unit | Required where CAN bus communication is needed for motor drive coordination or system diagnostics | Select R5F563TEADFA#V0 when CAN interface is mandatory; otherwise R5F563TCDDFA#H1 reduces cost and EMI footprint |
| R5F563TBDDFA#V0 | 256 KB flash, 24 KB RAM, same package and peripheral set (no CAN, DPC, dual 12-bit ADC) | Suitable for cost-sensitive digital power control with reduced firmware complexity or smaller code size | Choose R5F563TBDDFA#V0 when application firmware fits in 256 KB flash and 24 KB RAM suffices for real-time DPC tasks |
Compared with R5F563TEADFA#V0, R5F563TCDDFA#H1 removes CAN to reduce pin count utilization and electromagnetic emissions, while retaining full DPC, ADC, and PWM capabilities. Against R5F563TBDDFA#V0, it provides 128 KB more flash and 8 KB more RAM for larger control algorithms or safety-certified code partitions.
Availability
R5F563TCDDFA#H1 is available at Aetrix Electronics and suitable for digital power supply design, motor inverter control, and industrial analog I/O modules requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TCDDFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and enterprise applications.
The RX63T Group, including R5F563TCDDFA#H1, was designed specifically for digital power conversion and motor control systems requiring integrated high-precision analog, deterministic PWM, and hardware-accelerated control math.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCDDFA#H1?
The R5F563TCDDFA#H1 operates at a maximum system clock frequency of 100 MHz. Its 32-bit RXv1 CPU core delivers 165 DMIPS of processing performance at this speed, supported by single-cycle 32×32-bit multiplication, two MAC units, and IEEE-754-compliant single-precision floating-point unit - enabling real-time execution of complex digital power supply and motor control algorithms within R5F563TCDDFA#H1.
Does the R5F563TCDDFA#H1 include a CAN interface?
No, the R5F563TCDDFA#H1 does not include a CAN module. This is confirmed by its part number suffix "DD", which denotes "CAN module not included" per Renesas' RX63T ordering guide. Devices with "TE" or "TC" prefix and "D" suffix (e.g., R5F563TEADFA#V0) include CAN; R5F563TCDDFA#H1 omits it to reduce cost and simplify layout for applications where CAN is unnecessary.
What analog peripherals are integrated into the R5F563TCDDFA#H1?
The R5F563TCDDFA#H1 integrates two independent 12-bit S12ADB ADC units (4 channels × 2 units), one 10-bit ADA ADC (20 channels), two 10-bit DAC channels, and a programmable gain amplifier (PGA) with 11 selectable gains per channel. It also includes window comparators and self-diagnostic A/D functionality required for IEC60730 compliance - all accessible without external signal conditioning components in R5F563TCDDFA#H1.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TCDDFA#H1?
The DPC in R5F563TCDDFA#H1 is a dedicated 16-bit fixed-point calculation unit optimized for digital control of switched-mode power supplies. It performs compensator math (e.g., PID, Type II/III) using real-time inputs from the 10-bit ADC, accelerating control loop execution and reducing CPU load. This hardware acceleration enables faster response times and higher switching frequencies in digitally controlled SMPS designs using R5F563TCDDFA#H1.
What package type and pin count does the R5F563TCDDFA#H1 use?
The R5F563TCDDFA#H1 uses a 120-pin LQFP package designated PLQP0120KA-A, measuring 16 × 16 mm with 0.5 mm pitch. It provides 72 general-purpose I/O pins, 21 dedicated input-only pins, and 26 open-drain outputs, with 39 pins rated for 5-V tolerance - matching the mechanical and thermal requirements of industrial motor drive and power supply PCB layouts for R5F563TCDDFA#H1.
R5F563TCDDFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFA#H1 FAQ
1.How can I place an order for R5F563TCDDFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFA#H1 reliable?
The price and inventory of R5F563TCDDFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFA#H1?
R5F563TCDDFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFA#H1?
For technical support, including R5F563TCDDFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFA#H1 requirements.
6.How does Aetrix verify that R5F563TCDDFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFA#H1?
All R5F563TCDDFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TCDDFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFA#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

