Renesas R5F563TCDDFA#V0
- Part No.:
- R5F563TCDDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCDDFA#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN-free peripheral set optimized for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TCDDFA#V0 datasheet, R5F563TCDDFA#V0 pinout, R5F563TCDDFA#V0 application, or R5F563TCDDFA#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0120KA-A (120-pin LQFP), confirmed PWM timing resolution (312 ps at 100 MHz), IEC60730-compliant self-diagnostic features, and validated alternative parts for digital power controller replacement scenarios.
Technical Context
The R5F563TCDDFA#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling real-time digital power control algorithms without external coprocessors. Its clock system integrates PLL, LOCO oscillators, and CAC for frequency accuracy measurement critical to IEC60730 compliance.
It supports simultaneous sampling across 7 ADC channels using three independent units, and embeds a dedicated Digital Power Supply Controller (DPC) unit that performs fixed-point compensatory calculations for switched-mode power supplies using raw 10-bit ADC measurements - eliminating host-CPU overhead for closed-loop regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Operating Frequency | 100 MHz - enables 165 DMIPS performance and sub-microsecond PWM edge timing control (312 ps resolution). |
| CPU Core | RXv1 32-bit CISC Harvard - supports floating-point, DSP, and memory protection unit (MPU) for safety-critical firmware isolation. |
| Flash / RAM | 384 KB flash (no-wait @ 100 MHz), 32 KB SRAM - sufficient for complex digital control loops and boot + application code separation. |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + 10-bit ADA (20 ch) - simultaneous 7-channel sampling with programmable gain (11-step) and window comparison per channel. |
| PWM Timers | MTU3 (8 ch) + GPT (8 ch) - three-phase complementary PWM generation with automatic dead-time insertion and phase-shifted synchronized operation. |
| Digital Power Control | Dedicated DPC unit - executes robust digital compensator calculations using 10-bit ADC inputs, offloading main CPU for deterministic loop timing. |
| Operating Temp Range | –40°C to +85°C (D version) - qualified for industrial motor drive and UPS environments without derating. |
| Supply Voltage | 4.0–5.5 V (VCC/PLLVCC), 3.0–3.6 V or 4.0–5.5 V (AVCC0) - supports mixed-signal operation with analog front-end headroom. |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / ground | Dedicated pins for digital core (VCC), analog domain (AVCC0), USB interface (VCC_USB), and multiple ground returns ensure low-noise ADC and PWM operation. |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins with POE3-controlled high-impedance state for fault-safe inverter gate driving. |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM output pins supporting three-phase + single-phase complementary modes with programmable delay (312 ps step). |
| AD00–AD07, AD10–AD19 | Analog input | 20 total ADC input pins - 8 dedicated to dual 12-bit S12ADB units (with sample-and-hold), 12 shared with 10-bit ADA for flexible sensor routing. |
| DA0, DA1 | DAC output | Two independent 10-bit voltage-output DACs - usable for reference generation, bias control, or analog feedback injection in power stages. |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five SCI channels support asynchronous, clock-synchronous, LIN, and smart-card modes - enabling communication with sensors, displays, and host controllers. |
| USB_DP, USB_DM | USB 2.0 FS interface | Full-speed (12 Mbps) USB device interface with 2 KB on-chip buffer - used for firmware updates and debug without external transceivers. |
| RSPI0–RSPI1 | Serial peripheral interface | Two RSPI ports support master/slave SPI up to 25 Mbps - ideal for high-speed communication with isolated gate drivers or digital isolators. |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated DPC unit | Fixed-point digital compensator engine calculates PID/lead-lag coefficients directly from 10-bit ADC samples - eliminates software loop overhead and ensures deterministic control timing. |
| Simultaneous 7-channel ADC sampling | Three independent ADC units coordinate sampling triggers to capture voltage, current, and temperature simultaneously - essential for vector-controlled motor drives. |
| Programmable gain amplifier (PGA) | 11-step gain (2× to 13.3×) per 12-bit ADC channel - enables direct connection of low-level current-sense shunt signals without external op-amps. |
| IEC60730-compliant diagnostics | On-chip oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, and ADC self-test voltages (VREFL0, VREFH0×1/2, VREFH0) - satisfies Class B functional safety requirements. |
| High-resolution PWM timing | 312 ps PWM edge delay resolution (at 100 MHz ICLK) - allows precise dead-time tuning and adaptive timing compensation for SiC/GaN gate drivers. |
| Flexible clock domain partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKC (100 MHz), PCLKD (50 MHz), FCLK (50 MHz) - optimizes power/performance trade-offs per subsystem. |
Applications
| Industrial Motor Drives | Digital AC/DC Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, simultaneous sampling of phase currents/voltages, and generation of three-phase complementary PWM with dead-time compensation. Use Value: Enables <1 µs current-loop update time using DPC + dual 12-bit ADCs, reducing torque ripple and improving efficiency over 95%. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop voltage/current regulation via DPC unit, high-speed ADC sampling of primary-side current and secondary-side voltage, and precise PWM timing for ZVS optimization. Use Value: Achieves <500 kHz switching with 312 ps PWM edge control and real-time compensator updates - increasing power density by 30% vs. analog control. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional DC/AC conversion and battery charging management in line-interactive UPS systems. IC Role / Device Role / Timing Role: Dual-role controller managing inverter and charger modes, monitoring AC line quality, and executing harmonic compensation algorithms. Use Value: Simultaneous 7-channel ADC sampling captures grid voltage, battery current, and inverter output - enabling fast transfer (<10 ms) and THD <3% under nonlinear loads. |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection and MPPT optimization. IC Role / Device Role / Timing Role: High-accuracy ADC acquisition of panel voltage/current, real-time MPPT calculation, and synchronized PWM generation for transformerless H-bridge topology. Use Value: Integrated 10-bit 20-channel ADC and DPC enable >99% MPPT efficiency and Class A anti-islanding response within 2 cycles per IEEE 1547. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Includes CAN module (32 mailboxes), same 384 KB flash/32 KB RAM, identical package and clock/peripheral specs. | Required where CAN-based system-level communication with master controllers or other power modules is mandatory. | Select when CAN bus integration is needed; otherwise R5F563TCDDFA#V0 reduces BOM cost and simplifies layout. |
| STM32F334R8T6 | ARM Cortex-M4F @ 72 MHz, 64 KB flash, 12 KB RAM, no dedicated DPC, lower ADC resolution (12-bit, 16 ch), no simultaneous 7-channel sampling. | Suitable for simpler SMPS topologies where full digital power control complexity is unnecessary. | Choose for cost-sensitive, lower-performance applications; R5F563TCDDFA#V0 provides superior computational throughput and integrated safety diagnostics. |
Compared with R5F563TEADFA#V0, R5F563TCDDFA#V0 removes CAN hardware to reduce cost and EMI footprint while retaining all digital power control capabilities; versus STM32F334R8T6, it delivers higher PWM timing precision, deterministic DPC acceleration, and IEC60730-ready diagnostics - making it optimal for high-reliability industrial power systems.
Availability
R5F563TCDDFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC/DC power supplies, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563TCDDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT applications.
The RX63T Group - including R5F563TCDDFA#V0 - was designed specifically for digital power supply control and motor drive applications, integrating hardware-accelerated control functions, high-precision analog peripherals, and functional safety features.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TCDDFA#V0?
The R5F563TCDDFA#V0 operates at a maximum frequency of 100 MHz and uses the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. This architecture delivers 165 DMIPS performance and supports memory protection for safety-critical firmware partitions in the R5F563TCDDFA#V0.
Does the R5F563TCDDFA#V0 include a CAN interface?
No, the R5F563TCDDFA#V0 does not include a CAN module. It belongs to the "DD" variant family explicitly defined in the Renesas RX63T datasheet as CAN-module-not-included. For CAN-enabled versions, refer to part numbers with "DE" or "TE" suffixes such as R5F563TEADFA#V0 - the R5F563TCDDFA#V0 omits CAN to reduce cost and simplify design where bus communication is handled externally.
What ADC resources are available on the R5F563TCDDFA#V0?
The R5F563TCDDFA#V0 integrates two 12-bit S12ADB units (4 channels each, with sample-and-hold and programmable gain amplifiers) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across 7 channels using coordinated triggers - a capability confirmed in Table 1.2 of the RX63T datasheet for the 120-pin package, which applies directly to the R5F563TCDDFA#V0.
What is the Digital Power Supply Controller (DPC) function in the R5F563TCDDFA#V0?
The DPC in the R5F563TCDDFA#V0 is a dedicated hardware accelerator for digital power supply control, performing fixed-point compensator calculations (e.g., PID, lead-lag) using raw 10-bit ADC measurements. It operates independently of the main CPU, ensuring deterministic loop timing and offloading >90% of control computation - a feature explicitly documented for the R5F563TCDDFA#V0 in the RX63T datasheet Section 1.1.
What package and pin count does the R5F563TCDDFA#V0 use?
The R5F563TCDDFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. This package is confirmed in Table 1.3 of the RX63T datasheet and supports 72 GPIO pins, including 26 open-drain outputs and 21 input-only pins - all mapped specifically for the R5F563TCDDFA#V0 variant.
R5F563TCDDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFA#V0 FAQ
1.How can I place an order for R5F563TCDDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFA#V0 reliable?
The price and inventory of R5F563TCDDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFA#V0?
R5F563TCDDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFA#V0?
For technical support, including R5F563TCDDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFA#V0 requirements.
6.How does Aetrix verify that R5F563TCDDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFA#V0?
All R5F563TCDDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TCDDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

