Renesas R5F563TCDDFA#V1
- Part No.:
- R5F563TCDDFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCDDFA#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFA#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C with 384 KB on-chip flash and 32 KB SRAM in a 120-pin LQFP package.
For engineers reviewing the R5F563TCDDFA#V1 datasheet, R5F563TCDDFA#V1 pinout, R5F563TCDDFA#V1 application, or R5F563TCDDFA#V1 equivalent, key selection criteria include its CAN-free configuration, 120-pin PLQP0120KA-A package, 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D functions, and integrated DPC unit for switched-mode power supply feedback loop computation.
Technical Context
The R5F563TCDDFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It supports little-endian data and instruction ordering, includes memory protection unit (MPU), and executes 32×32→64-bit multiply and 32/32→32-bit divide in one or two cycles respectively.
Its clock system combines external crystal or internal PLL (4–12.5 MHz input), dedicated 125-kHz LOCO for IWDT, and independent clock domains: ICLK (up to 100 MHz for CPU), PCLKA (100 MHz for MTU3/GPT), PCLKB (50 MHz for peripherals), PCLKC (100 MHz for 10-bit ADC), and PCLKD (50 MHz for 12-bit ADC). The DPC unit uses real-time 10-bit ADC results to compute digital compensator outputs without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB flash (no wait states @100 MHz), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, simultaneous 7-ch sampling), one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary), GPT (8 ch, 312-ps PWM delay resolution), CMT (4 ch) |
| Digital Power Control | Dedicated DPC unit with robust algorithm; accepts 10-bit ADC inputs for real-time compensator calculation |
| Communication | USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no CAN module (confirmed by part number suffix "DD") |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16×16 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Separate analog/digital domains: AVCC0/AVCC (4.0–5.5 V), VCC/PLLVCC (4.0–5.5 V), VCC_USB (3.0–3.6 V) |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight channels of complementary PWM output with automatic dead-time insertion and phase-counting mode |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels support 3-phase + 1-phase complementary PWM with sub-nanosecond delay tuning (312 ps @100 MHz) |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized start signals for S12ADB and ADA; sourced from MTU3/GPT timers or external pins |
| POE0–POE5 | Port output enable control | Hardware fault detection inputs that force MTU3/GPT PWM pins into high-impedance state on short-circuit or comparator trip |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for digital compensator calculations using 10-bit ADC inputs; eliminates CPU overhead in SMPS feedback loops |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement circuit for Class B safety certification |
| High-Resolution PWM Timing | 312-ps PWM edge delay control on GPT channels 0–3 enables precise gate timing for SiC/GaN power stages |
| Simultaneous Multi-Channel Sampling | Three ADC units (two S12ADB + one ADA) allow synchronized sampling across up to 7 analog inputs for current/voltage sensing |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel in S12ADB units; enables direct low-level shunt current sensing without external op-amps |
Applications
| Industrial Motor Drive | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, generation of three-phase complementary PWM with dead-time compensation, and synchronous current/voltage sampling via dual S12ADB units. Use Value: Enables <1 µs current-loop update time using hardware DPC and GPT-triggered ADC sampling-critical for high-speed torque response. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Closed-loop voltage/current regulation using DPC unit; PWM delay tuning synchronizes gate drivers with ZVS transitions; 10-bit ADA monitors auxiliary rails. Use Value: Reduces BOM count by integrating PGA, window comparators, and DPC-eliminates need for external analog front-end and compensator ICs. |
| Solar Microinverter | Uninterruptible Power Supply (UPS) |
|
Use Scenario: MPPT and grid-synchronization control in single-phase transformerless microinverters. IC Role / Device Role / Timing Role: Simultaneous sampling of DC input, AC output, and isolation amplifier signals; generation of isolated gate-drive PWM with adaptive dead time; USB-based firmware updates. Use Value: Dual S12ADB units with common sample-and-hold support concurrent DC-link and AC-current measurement-enabling accurate reactive power control. |
Use Scenario: Online double-conversion UPS with battery charging, inverter control, and bypass switching logic. IC Role / Device Role / Timing Role: Coordinated control of rectifier, inverter, and charger stages; real-time battery voltage/current monitoring via ADA; IEC60730-compliant diagnostics for safety-critical operation. Use Value: Integrated IWDT, CRC, and A/D self-test meet UL 1778 Annex H requirements-reducing external safety monitor IC count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | Same 120-pin package and 384 KB/32 KB memory, but includes CAN module (suffix "EA" vs "DD") | Required where CAN bus communication is needed for system-level coordination (e.g., multi-inverter solar farms) | Select R5F563TEADFA#V1 only if CAN interface is mandatory; otherwise R5F563TCDDFA#V1 reduces cost and EMI footprint. |
| R5F563TBDDFA#V0 | Same package and CAN-free configuration, but reduced memory: 256 KB flash / 24 KB RAM | Suitable for cost-sensitive, lower-complexity digital power designs with smaller control code and fewer calibration tables | Choose R5F563TBDDFA#V0 when application firmware fits within 256 KB and RAM usage stays below 24 KB-avoids over-specification. |
Compared with R5F563TEADFA#V1 and R5F563TBDDFA#V0, the R5F563TCDDFA#V1 uniquely balances CAN-free operation, full 384 KB flash for complex DPC coefficient storage, and 32 KB RAM for real-time control buffers-making it optimal for standalone digital power modules without network connectivity.
Availability
R5F563TCDDFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC SMPS, solar microinverters, uninterruptible power supplies, and digital power supply controller reference designs requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TCDDFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group-including R5F563TCDDFA#V1-is designed specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) to replace discrete analog control circuits.
FAQ
What is the operating temperature range for R5F563TCDDFA#V1?
The R5F563TCDDFA#V1 is rated for industrial operation from –40°C to +85°C (D version). This range is validated for continuous operation under full load at maximum junction temperature, with derating guidance available in Renesas Application Note R01AN1793. The device uses thermal pad-enhanced PLQP0120KA-A packaging to maintain reliability across this range.
Does R5F563TCDDFA#V1 include a CAN interface?
No, R5F563TCDDFA#V1 does not include a CAN module. The "DD" suffix in the part number explicitly denotes the CAN-disabled variant within the RX63T family. This is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, where "DD" entries are listed with "CAN module not included." For CAN-enabled versions, refer to "EA" or "EB" suffix variants like R5F563TEADFA#V1.
What ADC resources are available on R5F563TCDDFA#V1?
R5F563TCDDFA#V1 provides two 12-bit S12ADB units (4 channels × 2, with three sample-and-hold circuits per unit) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using hardware triggers from MTU3 or GPT timers, and includes programmable gain amplifiers (11-step) and window comparators in the S12ADB units-enabling direct shunt-based current sensing.
How does the Digital Power Supply Controller (DPC) function in R5F563TCDDFA#V1?
The DPC in R5F563TCDDFA#V1 is a dedicated hardware unit that performs real-time digital compensator calculations (e.g., PID, lead-lag) using inputs from the 10-bit ADA. It operates autonomously without CPU intervention, accepts ADC results directly, and outputs control values to PWM timers-reducing loop latency to sub-microsecond levels and freeing the RX CPU for higher-layer tasks like communication and supervision.
What debug interfaces does R5F563TCDDFA#V1 support?
R5F563TCDDFA#V1 supports both JTAG and FINE (two-wire) on-chip debugging interfaces, compatible with Renesas E1 and E20 emulators. These interfaces enable full-speed real-time debugging, flash programming, and boundary-scan testing. The FINE interface reduces pin count overhead compared to JTAG while maintaining full visibility into CPU registers, memory, and peripheral states during development.
R5F563TCDDFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFA#V1 FAQ
1.How can I place an order for R5F563TCDDFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFA#V1 reliable?
The price and inventory of R5F563TCDDFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFA#V1?
R5F563TCDDFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFA#V1?
For technical support, including R5F563TCDDFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFA#V1 requirements.
6.How does Aetrix verify that R5F563TCDDFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFA#V1?
All R5F563TCDDFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TCDDFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

