My Inquiry
My Account
Renesas R5F563TCDDFH#V0
- Part No.:
- R5F563TCDDFH#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TCDDFH#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 112LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,207
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFH#V0 from Renesas is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, RSPI, I²C, SCI, and MTU3/GPT timers optimized for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TCDDFH#V0 datasheet, R5F563TCDDFH#V0 pinout, R5F563TCDDFH#V0 application, or R5F563TCDDFH#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0112JA-A (20 × 20 mm, 0.65 mm pitch), confirmed CAN exclusion, IEC60730-compliant self-diagnostic features, and real-world timing performance including 312-ps PWM delay resolution and 1-µs 12-bit ADC conversion at 50 MHz ADCLK.
Technical Context
The R5F563TCDDFH#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS @ 100 MHz, and Harvard architecture with 5-stage pipeline. It integrates dedicated digital power supply controller (DPC) logic that performs fixed-point compensatory calculations using real-time 10-bit ADC measurements - enabling closed-loop SMPS control without CPU intervention.
Its analog subsystem includes two independent 12-bit S12ADB units (each with three sample-and-hold circuits, double data registers, amplifier, and comparator), plus a 10-bit ADA unit with 20 channels and 0.5-µs conversion time at 100 MHz ADCLK. All ADCs support software, timer-triggered, and external-started conversions with self-diagnostic voltage generation for IEC60730 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 384 KB flash (no wait states @ 100 MHz), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, simultaneous 7-ch sampling), one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution @ 100 MHz ICLK; MTU3/GPT deliver non-overlapping 3-phase complementary waveforms with automatic dead-time insertion |
| Digital Power Control | Dedicated DPC unit performs fixed-point compensatory calculations for SMPS; uses 10-bit ADC results directly as input |
| Communication | USB 2.0 FS (12 Mbps), RSPI (25 Mbps master), I²C (400 kbps), SCI (5 ch), no CAN module |
| Operating Range | –40°C to +85°C (D version), 4.0–5.5 V VCC/PLLVCC, 4.0–5.5 V AVCC/AVCC0 |
Pinout & Package
Package: PLQP0112JA-A, 112-pin LQFP, 20 × 20 mm body, 0.65 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC/PLLVCC (digital core), AVCC/AVCC0 (analog); separate 3.3-V or 5-V operation supported |
| XTAL, EXTAL | Main crystal oscillator inputs | Supports 4–12.5 MHz external crystal; PLL generates 100 MHz system clock (ICLK) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, phase counting, and A/D trigger generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four 16-bit general PWM timer channels supporting single/three-phase complementary outputs with interlocking comparator control |
| AD00–AD07, AD10–AD19 | Analog inputs | 12-bit S12ADB: AN000–AN007 (unit 0), AN100–AN107 (unit 1); 10-bit ADA: AN000–AN019 |
| DA0, DA1 | DAC outputs | Two 10-bit voltage-output DACs referenced to VREF (0 V to VREF range) |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) interface with integrated transceiver and 2 KB on-chip RAM buffer |
| RSPI0_MOSI–RSPI1_SSL | RSPI bus signals | Two independent serial peripheral interfaces supporting master/slave, 8–32 bit transfers, 25 Mbps max (112-pin package) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated fixed-point calculation engine for SMPS compensator algorithms; accepts raw 10-bit ADC samples directly |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, frequency measurement (CAC), CRC generator, IWDT, and ADC self-diagnostic (VREFL0/VREFH0×1/2/VREFH0 generation) |
| Precision PWM Timing | GPT enables 312-ps fine delay adjustment on PWM rising/falling edges @ 100 MHz ICLK - critical for gate driver dead-time tuning in SiC/GaN inverters |
| Simultaneous Multi-Channel Sampling | S12ADB units support synchronized sampling across up to 7 channels (e.g., three-phase current + DC bus + temperature + reference) |
| Flexible Clock Domain Partitioning | Independent clock dividers for ICLK (CPU), PCLKA (timers), PCLKB (peripherals), PCLKC (10-bit ADC), PCLKD (12-bit ADC), FCLK (FlashIF) |
Applications
| Industrial Motor Inverter | Digital AC-DC SMPS |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (via FPU), simultaneous sampling of phase currents/voltage, generation of precise 3-phase complementary PWM with dead-time compensation. Use Value: Enables <1-µs current loop update with hardware-accelerated DPC for voltage loop, eliminating need for external DSP or dual-core architecture. |
Use Scenario: Digital control of resonant LLC or active-clamp forward converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: ADC-driven feedback acquisition (Vout, Iout, Vin), DPC-based compensator computation, and jitter-free PWM generation with sub-nanosecond edge placement. Use Value: Achieves <±0.5% output regulation over line/load transients using on-chip DPC - no external error amplifier or compensator network required. |
| Grid-Tied Solar Inverter | Uninterruptible Power Supply (UPS) |
Use Scenario: MPPT + grid-synchronization + anti-islanding protection in single-phase solar microinverters. IC Role / Device Role / Timing Role: High-resolution ADC sampling of PV voltage/current and grid voltage/current; fast Fourier transform (FFT) via FPU for harmonic analysis; precise PWM for H-bridge switching. Use Value: Single-chip solution meets IEC62109 safety requirements with built-in CRC, IWDT, and ADC self-test - reduces BOM cost vs. dual-MCU architectures. |
Use Scenario: Online double-conversion UPS with battery charging, inverter control, and bypass management. IC Role / Device Role / Timing Role: Simultaneous monitoring of AC input, DC bus, battery voltage, and load current; coordinated control of rectifier, inverter, and charger stages via MTU3/GPT timers. Use Value: Hardware POE3 (Port Output Enable) instantly forces PWM outputs to high-impedance during fault conditions - eliminates external gate driver shutdown logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | Same package (PLQP0112JA-A), 512 KB flash, 48 KB SRAM, includes CAN module | Required where ISO11898-1 CAN bus communication is needed for system-level diagnostics or multi-controller coordination | Select when CAN connectivity is mandatory; otherwise R5F563TCDDFH#V0 offers identical analog/timing/performance specs at lower cost and flash footprint |
| R5F563TBDDFH#V0 | Same package, 256 KB flash, 24 KB SRAM, no CAN, reduced peripheral count (e.g., fewer SCI/RSPI channels) | Suitable for cost-sensitive, lower-complexity SMPS or motor control where full ADC/timer resources are not utilized | Choose for simplified designs with <32 KB RAM requirement and no need for dual 12-bit ADC units or USB interface |
Compared with R5F563TEADFH#V0 and R5F563TBDDFH#V0, the R5F563TCDDFH#V0 delivers optimal balance of flash/SRAM capacity, full analog feature set (dual S12ADB, 20-ch ADA, 2×DAC), and USB/RSPI/I²C connectivity - making it the preferred choice for mid-tier digital power and motor control applications requiring IEC60730 certification without CAN overhead.
Availability
R5F563TCDDFH#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, grid-tied solar inverters, and uninterruptible power supplies requiring stable component supply across extended product lifecycles.
Supply support for R5F563TCDDFH#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group - including the R5F563TCDDFH#V0 - was designed specifically for digital power supply control and motor drive systems, integrating hardware accelerators (DPC), precision analog (dual 12-bit ADCs), and deterministic real-time peripherals (MTU3/GPT) to replace discrete DSP + MCU combinations.
FAQ
Does the R5F563TCDDFH#V0 include a CAN interface?
No, the R5F563TCDDFH#V0 does not include a CAN module. Its part number suffix "DD" explicitly denotes "CAN module not included", as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants, consider the R5F563TEADFH#V0 (512 KB flash) or R5F563TCADFH#V0 (384 KB flash), both sharing the same PLQP0112JA-A package and operating specifications.
What is the maximum ADC sampling rate achievable with the R5F563TCDDFH#V0?
The R5F563TCDDFH#V0 supports 1.0 µs per channel for its 12-bit S12ADB units (at PCLKD = 50 MHz) and 0.5 µs per channel for its 10-bit ADA unit (at ADCLK = 100 MHz). With simultaneous sampling across up to 7 channels using both S12ADB units, the effective aggregate sampling rate reaches 7 MSPS - sufficient for real-time current/voltage monitoring in 20-kHz switching inverters.
How does the Digital Power Supply Controller (DPC) in the R5F563TCDDFH#V0 operate?
The DPC in the R5F563TCDDFH#V0 is a dedicated hardware calculation unit that executes fixed-point compensator algorithms (e.g., PID, lead-lag) using raw 10-bit ADC measurement data as input. It operates independently of the CPU, updating control parameters every switching cycle without software overhead - enabling deterministic, jitter-free digital power loop closure at up to 1 MHz.
Is the R5F563TCDDFH#V0 qualified for IEC60730 Class B compliance?
Yes, the R5F563TCDDFH#V0 includes multiple hardware features required for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and ADC self-diagnostic function that internally generates VREFL0, VREFH0×1/2, and VREFH0 reference voltages - all documented in Section 1.1 and Table 1.1 of the datasheet.
What development tools are supported for the R5F563TCDDFH#V0?
The R5F563TCDDFH#V0 is fully supported by Renesas' E20 emulator (JTAG interface) and e2 studio IDE. It also works with the commercially available Renesas Starter Kit for RX63T (RTK0EG0022S01000BJ), which provides on-board debugging, USB-to-SCI bridge, and breakout headers for all 112 pins - enabling rapid validation of PWM timing, ADC sampling, and USB device functionality during firmware development.
R5F563TCDDFH#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFH#V0 FAQ
1.How can I place an order for R5F563TCDDFH#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFH#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFH#V0 reliable?
The price and inventory of R5F563TCDDFH#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFH#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFH#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFH#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFH#V0?
R5F563TCDDFH#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFH#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFH#V0?
For technical support, including R5F563TCDDFH#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFH#V0 requirements.
6.How does Aetrix verify that R5F563TCDDFH#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFH#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFH#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFH#V0?
All R5F563TCDDFH#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFH#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFH#V0 part is unused and in its original packaging.
Return procedure for R5F563TCDDFH#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFH#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
