Renesas R5F563TCDDFH#V1
- Part No.:
- R5F563TCDDFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TCDDFH#V1.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 112LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCDDFH#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, and CAN module support - designed for digital power supply control in industrial motor drives and inverters.
For engineers reviewing the R5F563TCDDFH#V1 datasheet, R5F563TCDDFH#V1 pinout, R5F563TCDDFH#V1 application, or R5F563TCDDFH#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0112JA-A (112-pin LQFP, 20×20 mm, 0.65 mm pitch), confirmed IEC60730-compliant features including oscillation-stop detection and self-diagnostic A/D, and validated alternative parts for digital power controller replacement.
Technical Context
The R5F563TCDDFH#V1 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling deterministic 165 DMIPS execution at 100 MHz. It integrates dedicated Digital Power Supply Controller (DPC) hardware for real-time compensatory calculations in switched-mode power supplies.
Its analog subsystem includes three independent A/D converters: two S12ADB units (12-bit, 4 channels × 2, simultaneous 7-channel sampling) and one ADA unit (10-bit, 20 channels), all synchronized to separate clock domains (PCLKD up to 50 MHz, ADCLK up to 100 MHz). The GPT timer supports PWM delay resolution of 312 ps at 100 MHz for precise gate timing in three-phase inverter control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 384 KB flash (no wait states @100 MHz), 32 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Two 12-bit ADCs (S12ADB, 4 ch × 2, 1 µs/ch), one 10-bit ADC (ADA, 20 ch, 0.5 µs/ch), two 10-bit DACs |
| PWM & Timing | MTU3 (8 ch, 100 MHz, 3-phase complementary PWM), GPT (4 ch, 100 MHz, 312-ps PWM delay resolution) |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (1 ch, 32 mailboxes), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Package & Environment | PLQP0112JA-A (112-pin LQFP, 20×20 mm, 0.65 mm pitch), –40°C to +85°C (D version) |
| Power & Safety | Single 4.0–5.5 V supply, IEC60730 compliance features: CRC, IWDT, A/D self-diagnosis, oscillation-stop detection |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 mm × 20 mm body, 0.65 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core (VCC/VSS) and analog domain (AVCC/AVSS); separation enables noise isolation in precision ADC operation |
| XTAL/EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for main system clock; used with PLL to generate 100 MHz ICLK |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output; enable non-overlapping gate drive for 3-phase inverters without CPU overhead |
| AD00–AD07, AD10–AD19 | Analog input channels | 12-bit ADC inputs (AN000–AN007) and 10-bit ADC inputs (AN010–AN019); grouped for simultaneous sampling across three ADC units |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage-output DACs referenced to VREF; used for analog feedback loop injection or reference generation in closed-loop power control |
| CAN_TX, CAN_RX | CAN bus transceiver interface | Differential signaling pair compliant with ISO11898-1; supports standard/extended frames and 32 configurable mailboxes |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for PID and compensator algorithms - reduces CPU load during real-time SMPS control loops |
| Simultaneous 7-channel ADC Sampling | Three independent A/D units (two S12ADB + one ADA) triggered synchronously - captures voltage, current, and temperature across multi-phase systems in one cycle |
| 312-ps PWM Delay Resolution | GPT timer supports sub-nanosecond edge timing adjustment on PWM outputs - enables precise dead-time insertion and gate driver skew compensation |
| IEC60730 Safety Support | Integrated hardware blocks: CRC calculator, IWDT with dedicated LOCO, A/D self-test, frequency measurement circuit - eliminates need for external safety monitors |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per S12ADB channel - allows direct connection of low-level current-sense signals without external op-amps |
Applications
| Industrial Motor Drive | Switch-Mode Power Supply (SMPS) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation for 6-channel gate drivers, and synchronous sampling of phase currents and DC-link voltage. Use Value: MTU3's three-phase complementary PWM and GPT's 312-ps delay resolution eliminate external dead-time ICs and reduce gate driver timing uncertainty to <1 ns. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: DPC hardware executes voltage/current loop compensators; S12ADB samples primary-side current and secondary-side voltage simultaneously. Use Value: On-chip DPC offloads >90% of PID computation from CPU, freeing bandwidth for communication (CAN/USB) and safety monitoring (IEC60730). |
| Solar Inverter Control | Uninterruptible Power Supply (UPS) |
|
Use Scenario: MPPT and grid-synchronization control in single-phase string inverters with anti-islanding protection. IC Role / Device Role / Timing Role: High-speed ADC sampling (10-bit ADA at 20 ch, 0.5 µs/ch) captures AC line voltage/current harmonics; USB enables firmware updates in field. Use Value: Simultaneous 7-channel sampling across three ADC units captures full AC waveform plus DC-link and temperature - enabling real-time harmonic analysis without external FPGA. |
Use Scenario: Dual-conversion UPS with battery charging, inverter, and bypass control requiring functional safety certification. IC Role / Device Role / Timing Role: IEC60730-compliant runtime diagnostics: oscillation-stop detection verifies crystal integrity; A/D self-test validates sensor path before each transfer. Use Value: Integrated IWDT, CRC, and A/D diagnostic functions satisfy Class B requirements per IEC60730-1 Annex H - reducing BOM cost by eliminating discrete safety monitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V1 | 512 KB flash, 48 KB SRAM, same package and peripheral set; includes CAN module enabled | Required where CAN-based system-level communication (e.g., Modbus over CAN) is mandatory | Select when firmware size exceeds 384 KB or CAN bus integration is needed - no PCB change required |
| R5F563TCBDFH#V1 | Same memory (384 KB/32 KB), but 3-V supply range (2.7–3.6 V) and extended temp (–40°C to +105°C) | Suitable for automotive under-hood or high-temp industrial environments where 5-V operation is not available | Choose for high-temperature deployments requiring wider voltage margin - identical pinout and footprint |
Compared with R5F563TCDDFH#V1, R5F563TEADFH#V1 adds 128 KB flash and CAN capability for system-level networking, while R5F563TCBDFH#V1 shifts to 3-V operation and +105°C rating - both retain identical 112-pin LQFP packaging and full DPC/ADC/PWM feature set for drop-in migration in digital power designs.
Availability
R5F563TCDDFH#V1 is available at Aetrix Electronics and suitable for industrial motor drives, switch-mode power supplies, solar inverters, and uninterruptible power supplies requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TCDDFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT applications.
The RX63T Group - including R5F563TCDDFH#V1 - is engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-resolution analog, and safety features to replace discrete DSP + peripheral combinations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCDDFH#V1?
The R5F563TCDDFH#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline and variable-length instruction set enable ultra-compact code density while maintaining deterministic real-time response - critical for digital power control loops executed within strict timing budgets.
Does the R5F563TCDDFH#V1 include CAN interface functionality?
No, the R5F563TCDDFH#V1 does not include the CAN module. Its part number suffix "DD" explicitly denotes "CAN module not included", as confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled variants, consider R5F563TCADFH#V1 (same package, 384 KB flash) or R5F563TEADFH#V1 (512 KB flash).
What analog peripherals are integrated into the R5F563TCDDFH#V1?
The R5F563TCDDFH#V1 integrates three A/D converters: two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It also includes two 10-bit DACs (DA0, DA1) and supports simultaneous 7-channel sampling across all three units - enabling synchronized acquisition of voltage, current, and temperature in multi-phase power systems.
What package type and pin count does the R5F563TCDDFH#V1 use?
The R5F563TCDDFH#V1 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 mm × 20 mm body size and 0.65 mm pitch. This package is thermally enhanced with an exposed pad and supports the full peripheral complement of the RX63T Group - including MTU3, GPT, USB, and dual ADC subsystems - as verified in Table 1.2 of the official datasheet.
How does the R5F563TCDDFH#V1 support IEC60730 functional safety compliance?
The R5F563TCDDFH#V1 provides hardware-level IEC60730 compliance features including oscillation-stop detection, frequency measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, CRC calculator, and A/D converter self-diagnostic function. These are implemented in silicon - not software libraries - and are documented in Section 1.1 and Table 1.1 of R01DS0087EJ0220 for Class B compliance verification.
R5F563TCDDFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCDDFH#V1 FAQ
1.How can I place an order for R5F563TCDDFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCDDFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCDDFH#V1 reliable?
The price and inventory of R5F563TCDDFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCDDFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TCDDFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCDDFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCDDFH#V1?
R5F563TCDDFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCDDFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCDDFH#V1?
For technical support, including R5F563TCDDFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCDDFH#V1 requirements.
6.How does Aetrix verify that R5F563TCDDFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCDDFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCDDFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TCDDFH#V1?
All R5F563TCDDFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCDDFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCDDFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TCDDFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCDDFH#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

