Renesas R5F563TCEDFA#H1
- Part No.:
- R5F563TCEDFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCEDFA#H1.pdf
- Description:
- RX63T 384KB/32KB 3V QFP120
- Quantity:
- Payment:

- Shipping:

Inventory:3,571
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCEDFA#H1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 384 Kbytes of on-chip flash, 32 Kbytes of SRAM, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C and supports CAN, USB 2.0 FS, RSPI, I²C, and five SCI channels.
For engineers reviewing the R5F563TCEDFA#H1 datasheet, R5F563TCEDFA#H1 pinout, R5F563TCEDFA#H1 application, or R5F563TCEDFA#H1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), simultaneous 7-channel ADC sampling, IEC60730-compliant self-diagnostic features, and integrated DPC for switched-mode power supply control - critical for real-time digital power and motor drive designs.
Technical Context
The R5F563TCEDFA#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for MTU3/GPT, PCLKD up to 50 MHz for S12ADB).
It features two complementary PWM timer units: MTU3 (8 channels, 2 × three-phase PWM outputs) and GPT (8 channels, 4 × single-phase or 3 × three-phase + 1 × single-phase PWM), both supporting dead-time generation, phase counting, and A/D trigger synchronization - all without CPU overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 384 Kbytes flash (no wait states @ 100 MHz), 32 Kbytes SRAM, 32 Kbytes data flash (100k erase/write cycles) |
| ADC | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 2× three-phase complementary PWM); GPT (8 ch, 100 MHz, 4× single-phase or 3× three-phase + 1× single-phase) |
| Digital Power Control | Dedicated DPC unit for fixed-point compensator calculation in SMPS; uses 10-bit ADC measurement results directly |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), RSPI (2 ch), I²C (2 ch), SCI (5 ch), LIN-capable SCId |
| Operating Range | –40°C to +85°C; 4.0–5.5 V main supply (VCC/PLLVCC), 3.0–3.6 V or 4.0–5.5 V analog supply (AVCC0) |
Pinout & Package
Package: PLQP0120KA-A, 120-pin LQFP (16 × 16 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate digital (VCC/VSS) and analog (AVCC/AVSS) domains; AVCC supports 3.0–3.6 V or 4.0–5.5 V for flexible sensor/ADC interfacing |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, dead-time insertion, and phase-counting mode for inverter gate drive |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with 312-ps PWM delay resolution, interlocking with comparator for overcurrent protection |
| AD00–AD19 | Analog inputs | 20 dedicated ADC input pins: 8 for S12ADB (dual-unit), 12 for ADA; supports simultaneous 7-channel sampling via three ADC units |
| DA0, DA1 | DAC outputs | Two 10-bit voltage-output DACs (0–VREF), used for reference generation or analog feedback in closed-loop power control |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five full-duplex SCI channels supporting asynchronous, clock-synchronous, smart-card, SPI/I²C emulation, and LIN protocol |
| CAN_TX, CAN_RX | CAN bus interface | Differential CAN transceiver I/O (ISO 11898-1 compliant); enabled in R5F563TCEDFA#H1 per product ID code "E" |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for PID/compensator algorithms; accepts raw 10-bit ADC results as direct input |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement circuit - certified for Class B safety |
| Precision PWM Timing | 312-ps resolution on GPT PWM edges (at 100 MHz ICLK); enables fine-grained dead-time tuning and high-fidelity gate drive in SiC/GaN inverters |
| Simultaneous Multi-ADC Sampling | Three independent ADC units coordinate to sample up to 7 channels concurrently - essential for vector-controlled motor drives requiring synchronized current/voltage acquisition |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel; eliminates external signal conditioning for shunt-based current sensing |
| Port Output Enable (POE3) | Hardware fault response: disables MTU3/GPT outputs within <1 µs on comparator trip, short-circuit detection, or software command - critical for inverter short-circuit protection |
Applications
| Industrial Motor Inverters | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized 7-channel current/voltage sampling, and generation of non-overlapping 3-phase PWM with sub-nanosecond dead-time precision. Use Value: Enables >98% efficiency and <5% torque ripple by eliminating CPU-dependent PWM jitter and enabling hardware-triggered ADC sampling aligned to PWM center points. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge AC-DC power supplies in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using DPC unit, real-time ADC monitoring of primary-side current and secondary-side voltage, and adaptive PWM timing adjustment. Use Value: Reduces component count by integrating compensator math, supports dynamic load transient response <10 µs, and meets IEC60730 Class B certification without external safety monitors. |
| Solar Microinverters | Uninterruptible Power Supplies (UPS) |
|
Use Scenario: Grid-tied single-phase microinverter with MPPT and anti-islanding protection. IC Role / Device Role / Timing Role: Simultaneous sampling of DC input, AC output, and grid voltage; generation of synchronized sinusoidal PWM; execution of MPPT and grid-synchronization algorithms. Use Value: Achieves >96.5% peak efficiency and IEEE 1547-compliant anti-islanding via hardware-assisted zero-crossing detection and fast ADC-triggered fault shutdown. |
Use Scenario: Online double-conversion UPS with battery charging, inverter, and bypass control in 1–3 kVA systems. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier (AC→DC) and inverter (DC→AC) stages; monitors battery voltage/current, line quality, and load demand in real time. Use Value: Supports seamless transfer (<4 ms), battery state-of-charge estimation using integrated 12-bit ADC with PGA, and thermal derating via on-chip temperature sensor and LVD. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | 512 Kbytes flash, 48 Kbytes RAM, same package and peripheral set; includes CAN module (R5F563TCEDFA#H1 also includes CAN per product ID "E") | Preferred where larger firmware footprint, OTA update capability, or extended data logging is required | Select R5F563TEADFA#V1 when firmware complexity exceeds 384 Kbytes or when additional SRAM is needed for multi-threaded control loops |
| R5F563TBADFA#V1 | 256 Kbytes flash, 24 Kbytes RAM, identical peripherals and timing specs; lower memory density reduces cost and power | Suitable for cost-sensitive, fixed-function inverters with minimal communication or diagnostics | Choose R5F563TBADFA#V1 for production-optimized designs where firmware size is stable under 256 Kbytes and no field updates are planned |
Compared with R5F563TCEDFA#H1, R5F563TEADFA#V1 offers higher memory headroom for complex control stacks and future feature expansion, while R5F563TBADFA#V1 provides a leaner, lower-cost alternative for volume production of mature, unchanging firmware - all sharing identical PWM precision, ADC performance, and DPC functionality.
Availability
R5F563TCEDFA#H1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, and solar microinverter designs requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for R5F563TCEDFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TCEDFA#H1 - was designed specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC, POE3, high-res PWM) to replace discrete analog controllers and reduce system BOM cost.
FAQ
What is the operating voltage range for R5F563TCEDFA#H1?
R5F563TCEDFA#H1 operates with a 4.0–5.5 V supply on VCC and PLLVCC pins, and supports dual analog voltage ranges: 3.0–3.6 V or 4.0–5.5 V on AVCC0/AVCC. This flexibility allows direct interfacing with both 3.3-V and 5-V sensors and analog front-ends without level-shifting. The R5F563TCEDFA#H1 datasheet specifies these ranges in Section 1.1 under Power Supply Voltage.
Does R5F563TCEDFA#H1 include a CAN interface?
Yes, R5F563TCEDFA#H1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes. Its inclusion is confirmed by the product ID code "E" in the part number and Table 1.3 of the R01DS0087EJ0220 datasheet, which lists R5F563TCEDFA#H1 among CAN-enabled variants. The CAN_TX and CAN_RX pins are assigned to dedicated package terminals in the PLQP0120KA-A layout.
What ADC capabilities does R5F563TCEDFA#H1 provide for motor current sensing?
R5F563TCEDFA#H1 provides three ADC resources for motor current sensing: dual 12-bit S12ADB units (each with 3-channel sample-and-hold and programmable gain amplifier) plus a 10-bit ADA with 20 channels. It supports simultaneous sampling across up to 7 channels - sufficient for three-phase current, DC-link voltage, and temperature - with hardware-triggered acquisition synchronized to PWM center points. This capability is documented in Sections 1.1 and Table 1.2 of the R5F563TCEDFA#H1 datasheet.
How does the Digital Power Supply Controller (DPC) in R5F563TCEDFA#H1 accelerate SMPS design?
The DPC in R5F563TCEDFA#H1 is a dedicated 16-bit fixed-point arithmetic unit that executes compensator calculations (e.g., PID, Type II/III) in hardware, accepting raw 10-bit ADC measurements directly. It eliminates CPU interrupt latency and floating-point library overhead, enabling loop update rates up to 1 MHz. This is specified in the "Digital Power Supply Controller (DPC)" subsection of Section 1.1 and Figure 1.2 of the R5F563TCEDFA#H1 datasheet.
What is the maximum PWM resolution and timing accuracy achievable with R5F563TCEDFA#H1?
R5F563TCEDFA#H1 achieves 312-ps timing resolution on GPT PWM edge delays when operating at 100 MHz ICLK, enabling precise dead-time control for SiC/GaN gate drivers. Both MTU3 and GPT support complementary PWM output with automatic dead-time insertion and non-overlap enforcement. These specifications are detailed in the "Generation of delays in PWM waveforms" section and Table 1.1 of the R5F563TCEDFA#H1 datasheet.
R5F563TCEDFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCEDFA#H1 FAQ
1.How can I place an order for R5F563TCEDFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCEDFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCEDFA#H1 reliable?
The price and inventory of R5F563TCEDFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCEDFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TCEDFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCEDFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCEDFA#H1?
R5F563TCEDFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCEDFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCEDFA#H1?
For technical support, including R5F563TCEDFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCEDFA#H1 requirements.
6.How does Aetrix verify that R5F563TCEDFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TCEDFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCEDFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TCEDFA#H1?
All R5F563TCEDFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCEDFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCEDFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TCEDFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCEDFA#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

