Renesas R5F563TCEDFA#V0
- Part No.:
- R5F563TCEDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TCEDFA#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,542
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCEDFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - all operating within –40°C to +85°C industrial temperature range.
For engineers reviewing the R5F563TCEDFA#V0 datasheet, R5F563TCEDFA#V0 pinout, R5F563TCEDFA#V0 application, or R5F563TCEDFA#V0 equivalent, key selection criteria include its 384 KB on-chip flash, 32 KB SRAM, 32 KB data flash, 100-MHz PWM timing resolution (312 ps delay control), and integrated DPC unit optimized for switched-mode power supply feedback loop computation.
Technical Context
The R5F563TCEDFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL with independent PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz) domains for peripheral timing isolation.
It features two independent A/D subsystems: S12ADB (dual 12-bit units, 4 channels × 2, simultaneous 7-channel sampling) and ADA (10-bit, 20 channels, 100-MHz conversion clock), plus dedicated DPC hardware that performs fixed-point compensator calculations using real-time ADC inputs - eliminating CPU overhead in closed-loop SMPS control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB flash (no wait states), 32 KB SRAM, 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units), 10-bit ADA ADC (20 ch), 2× 10-bit DACs |
| PWM & Timing | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, 312-ps PWM delay resolution) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Digital Power Control | Hardware DPC unit with robust algorithm support; uses ADC results directly for compensator math |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16×16 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V or 4.0–5.5 V) |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystal; enables high-accuracy system clock generation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM, dead-time insertion, and phase-counting modes |
| ADTRG0–ADTRG7 | A/D conversion trigger inputs | Hardware-synchronized start of ADC conversions via MTU3/GPT outputs or external signals |
| CAN_TX, CAN_RX | CAN bus physical layer interface | Differential signaling compliant with ISO 11898-1; supports standard/extended frames and 32-mailbox FIFO |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; supports host/device mode and OTG; requires 3.0–3.6 V VCC_USB |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | On-die fixed-point calculation engine for SMPS compensator math; accepts raw ADC inputs without CPU intervention |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units coordinate sampling across up to seven channels per trigger event for multi-phase current/voltage capture |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel in S12ADB; enables direct low-level sensor signal digitization without external op-amps |
| Hardware PWM Delay Control | 312-ps resolution delay adjustment on GPT PWM edges at 100 MHz; critical for precise gate driver timing in SiC/GaN inverters |
| IEC 60730 Compliance Support | Built-in oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT, and frequency measurement circuitry |
Applications
| Industrial Motor Drives | Switched-Mode Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time PWM generation, synchronized current sensing via simultaneous 7-channel ADC, and position estimation using MTU3 phase-counting mode. Use Value: Eliminates need for external DSP or FPGA; hardware DPC offloads voltage loop computation while CPU handles communication and safety monitoring. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC rectifiers in telecom and server PSUs. IC Role / Device Role / Timing Role: Closed-loop feedback processing using DPC unit, high-resolution PWM timing, and fast 10-bit ADC for output voltage/current monitoring. Use Value: Achieves <1% output regulation error under dynamic load; 312-ps PWM edge control enables optimal SiC MOSFET switching with minimal dead-time loss. |
| Automotive Onboard Chargers | Uninterruptible Power Supplies |
|
Use Scenario: Bidirectional AC-DC/DC-DC conversion in EV onboard chargers compliant with ISO 15118 and SAE J1772. IC Role / Device Role / Timing Role: Dual-role controller managing grid synchronization (via SCI/USB), CAN diagnostics, and isolated gate driving with fault-protected PWM outputs. Use Value: Integrated CAN and USB reduce BOM count; simultaneous ADC sampling captures line voltage, battery current, and temperature for thermal derating decisions. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, harmonic mitigation, and battery management. IC Role / Device Role / Timing Role: Master controller coordinating inverter PWM, rectifier control, battery charging profiles, and communication with SNMP/Modbus gateways. Use Value: Hardware CRC and self-test functions satisfy UL 1778 Class A requirements; dual 12-bit ADCs enable precision RMS voltage/current measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | 512 KB flash, 48 KB SRAM, same package and peripherals; includes CAN module | Required where larger firmware footprint or CAN-based diagnostics are needed | Select when future firmware expansion or vehicle network integration is planned |
| R5F563TCDDFA#V0 | Same memory size and package, but excludes CAN module; lower cost | Suitable for standalone power/motor control where CAN is unused | Choose to reduce BOM cost if CAN interface remains unconnected in final design |
Compared with R5F563TCEDFA#V0, R5F563TEADFA#V0 provides greater code storage and diagnostic capability via CAN, while R5F563TCDDFA#V0 removes CAN to lower unit cost - both retain identical DPC, ADC, and PWM capabilities essential for digital power control.
Availability
R5F563TCEDFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply and long-term production continuity.
Supply support for R5F563TCEDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group, including R5F563TCEDFA#V0, was engineered specifically for digital power conversion and motor control - integrating high-precision analog front-ends, deterministic PWM, and hardware-accelerated control algorithms into a single chip.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TCEDFA#V0?
The R5F563TCEDFA#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. The R5F563TCEDFA#V0 also includes a memory protection unit (MPU) and dual debugging interfaces (JTAG and FINE).
Does the R5F563TCEDFA#V0 include a CAN interface?
No, the R5F563TCEDFA#V0 does not include the CAN module. Its part number suffix "ED" indicates the "CAN excluded" variant within the RX63T family. This is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, where R5F563TCEDFA#V0 is explicitly listed under "CAN module not included". For CAN-enabled versions, consider R5F563TCADFA#V0 or R5F563TEADFA#V0.
What analog-to-digital converter resources are integrated in the R5F563TCEDFA#V0?
The R5F563TCEDFA#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators), and one 10-bit ADA unit with 20 channels and 100-MHz conversion clock. It supports simultaneous sampling across up to seven channels using coordinated triggers from MTU3 or GPT timers - a capability critical for multi-phase current sensing in motor control applications.
How does the Digital Power Supply Controller (DPC) function in the R5F563TCEDFA#V0?
The DPC in the R5F563TCEDFA#V0 is a dedicated hardware accelerator for digital control of switched-mode power supplies. It performs fixed-point compensator calculations (e.g., PID, lead-lag) using real-time ADC results without CPU involvement. The R5F563TCEDFA#V0's DPC supports robust control algorithms and directly consumes outputs from the 10-bit ADA ADC, enabling sub-microsecond loop response times essential for high-frequency GaN/SiC designs.
What package type and pin count does the R5F563TCEDFA#V0 use?
The R5F563TCEDFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 mm × 16 mm body size, 0.5 mm pitch, and exposed thermal pad. This package supports 72 GPIO pins (including 26 open-drain outputs), and is rated for operation from –40°C to +85°C. Pin compatibility is maintained across all 120-pin RX63T variants, including R5F563TCADFA#V0 and R5F563TEADFA#V0.
R5F563TCEDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCEDFA#V0 FAQ
1.How can I place an order for R5F563TCEDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCEDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCEDFA#V0 reliable?
The price and inventory of R5F563TCEDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCEDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCEDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCEDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCEDFA#V0?
R5F563TCEDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCEDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCEDFA#V0?
For technical support, including R5F563TCEDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCEDFA#V0 requirements.
6.How does Aetrix verify that R5F563TCEDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCEDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCEDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCEDFA#V0?
All R5F563TCEDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCEDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCEDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TCEDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCEDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

