Renesas R5F563TCEDFH#V0
- Part No.:
- R5F563TCEDFH#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TCEDFH#V0.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 112LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TCEDFH#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 384 KB on-chip flash, 32 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and dedicated digital power supply controller (DPC) for switched-mode power supply control - deployed in motor drive and digital power conversion systems.
For engineers reviewing the R5F563TCEDFH#V0 datasheet, R5F563TCEDFH#V0 pinout, R5F563TCEDFH#V0 application, or R5F563TCEDFH#V0 equivalent, key selection criteria include its 112-pin LQFP package (PLQP0112JA-A), –40°C to +85°C operating range, CAN-enabled variant with DPC acceleration, and PWM delay resolution down to 312 ps at 100 MHz for precise timing in power stage control loops.
Technical Context
The R5F563TCEDFH#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance, and memory protection unit (MPU). It integrates two independent 12-bit ADC units (each with three sample-and-hold circuits, double data registers, and amplifier/comparator support) plus one 10-bit 20-channel ADC running at 100 MHz ADCLK.
Its timer subsystem includes eight MTU3 channels (supporting three-phase complementary PWM with automatic dead-time insertion) and eight GPT channels (with PWM delay generation up to 312 ps resolution), all synchronized to PCLKA at 100 MHz. The DPC unit performs fixed-point compensatory calculations using ADC measurement results for real-time digital power control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 384 KB flash (no-wait at 100 MHz), 32 KB SRAM, 8 KB data flash (100k erase cycles) |
| ADC System | Dual S12ADB units (4 ch × 2, 12-bit, 1 µs @ 50 MHz ADCLK), ADA unit (20 ch, 10-bit, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312 ps PWM edge delay resolution at 100 MHz ICLK; MTU3/GPT deliver non-overlapping complementary waveforms |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Power & Temp | Single 4.0–5.5 V supply (VCC/PLLVCC), AVCC0 = 4.0–5.5 V, operating range –40°C to +85°C (D version) |
| Package | 112-pin LQFP (PLQP0112JA-A), 20 × 20 mm, 0.65 mm pitch, RoHS-compliant |
Pinout & Package
Package: 112-pin LQFP (PLQP0112JA-A), 20 × 20 mm body, 0.65 mm pitch, exposed pad not present, moisture sensitivity level (MSL) 3 per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated analog/digital power domains; AVCC0 supports 4.0–5.5 V for high-accuracy ADC operation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, phase counting, and A/D trigger generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with 312 ps PWM delay control, interlocking with comparator for fault shutdown |
| AD00–AD07, AD10–AD19 | Analog inputs | Eight 12-bit ADC inputs (S12ADB) + twenty 10-bit ADC inputs (ADA); simultaneous sampling on up to 7 channels |
| DA0, DA1 | DAC outputs | Two 10-bit voltage-output DACs referenced to VREF (4.0–5.5 V), used for reference generation or feedback conditioning |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five asynchronous/clock-synchronous SCI interfaces supporting LIN, smart-card, SPI, and I²C emulation modes |
| CAN_TX, CAN_RX | CAN physical layer | Differential CAN transceiver interface compliant with ISO 11898-1; supports standard/extended frames and 32 mailbox filtering |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) USB device interface with integrated transceiver and 2 KB on-chip buffer RAM |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation engine optimized for digital SMPS control loops; uses raw 10-bit ADC results directly |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) enable synchronized sampling across 7 channels for current/voltage loop coherence |
| Precision PWM Delay | GPT channels 0–3 support 312 ps edge timing resolution at 100 MHz, enabling fine-grained dead-time adjustment in SiC/GaN gate drives |
| IEC 60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, and frequency measurement circuit |
| Robust Timer Protection | Port Output Enable 3 (POE3) monitors six PWM output pins and forces high-impedance state on short-circuit or comparator fault detection |
Applications
| Motor Control | Digital Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial inverters and servo drives. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing PWM generation, ADC sampling, and CAN-based command interface. Use Value: MTU3's three-phase complementary PWM with automatic dead-time insertion eliminates CPU overhead; dual S12ADB units sample phase currents and DC-link voltage simultaneously. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC rectifiers with adaptive voltage/current regulation. IC Role / Device Role / Timing Role: Real-time SMPS controller performing PID compensation, PWM modulation, and fault response using DPC hardware accelerator. Use Value: DPC unit computes compensator outputs in <100 ns using 10-bit ADC inputs; GPT PWM delay enables precise gate timing for SiC MOSFETs. |
| Industrial Communication Gateway | Appliance Safety Monitoring |
Use Scenario: Protocol translation between CAN fieldbus and USB host in factory automation HMIs and PLC edge nodes. IC Role / Device Role / Timing Role: Dual-interface bridge MCU handling CAN message filtering, USB enumeration, and local GPIO management. Use Value: Integrated CAN controller (32 mailboxes) and USB 2.0 FS transceiver eliminate external PHYs; 112-pin package provides ample GPIO for status LEDs and diagnostics. |
Use Scenario: IEC 60730 Class B safety monitoring in induction cooktops and HVAC compressors requiring self-test and fault logging. IC Role / Device Role / Timing Role: Safety-certified subsystem supervisor performing oscillator validation, CRC integrity checks, and ADC self-diagnosis. Use Value: Dedicated IWDT with 125-kHz LOCO, CAC clock accuracy measurement, and hardware CRC generator meet mandatory Class B diagnostic coverage requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | 512 KB flash, 48 KB SRAM, same package and peripheral set; includes identical DPC and ADC capabilities | Higher code/data headroom for complex control algorithms or bootloader + application partitioning | Select when firmware size exceeds 384 KB or additional RAM is required for multi-threaded RTOS operation |
| R5F563TCDDFH#V0 | Same flash/RAM, but lacks CAN module; otherwise identical clock, ADC, PWM, and DPC features | Suitable for USB-only or SCI/RSPI-based communication where CAN is unnecessary | Choose to reduce BOM cost and simplify layout when CAN bus connectivity is not required |
Compared with R5F563TCEDFH#V0, R5F563TEADFH#V0 offers greater memory headroom for advanced control firmware, while R5F563TCDDFH#V0 removes CAN functionality to lower cost-both retain identical DPC acceleration, 100 MHz PWM timing, and dual 12-bit ADC architecture for digital power and motor control continuity.
Availability
R5F563TCEDFH#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and safety-critical appliance control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TCEDFH#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TCEDFH#V0 - was designed specifically for high-precision digital power conversion and real-time motor control, integrating hardware accelerators like DPC and precision PWM timing to replace discrete analog control circuits.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TCEDFH#V0?
The R5F563TCEDFH#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its instruction set includes DSP extensions and a memory protection unit (MPU) for robust real-time execution. This performance level enables deterministic execution of complex motor control algorithms and digital power supply compensators within tight timing budgets.
Does the R5F563TCEDFH#V0 include a CAN interface, and what version is supported?
Yes, the R5F563TCEDFH#V0 includes a CAN module compliant with ISO 11898-1, supporting both standard (11-bit) and extended (29-bit) frame formats. It provides 32 configurable mailboxes for efficient message filtering and reception. The CAN peripheral is fully integrated - no external transceiver is required beyond the standard CANH/CANL physical layer components - making it suitable for industrial fieldbus communication in motor drives and power converters.
What ADC resources does the R5F563TCEDFH#V0 provide for precision sensing?
The R5F563TCEDFH#V0 integrates two independent 12-bit S12ADB ADC units (4 channels each, with programmable gain amplifiers and window comparators) and one 10-bit ADA unit with 20 input channels. All ADCs support simultaneous sampling across up to 7 channels using hardware triggers from MTU3 or GPT timers. Conversion times are 1.0 µs per channel (S12ADB @ 50 MHz ADCLK) and 0.5 µs per channel (ADA @ 100 MHz ADCLK), enabling high-fidelity current/voltage acquisition in fast-switching power stages.
How does the Digital Power Supply Controller (DPC) function in the R5F563TCEDFH#V0?
The DPC in the R5F563TCEDFH#V0 is a dedicated 16-bit fixed-point calculation unit that accelerates digital control loop computations for switched-mode power supplies. It accepts raw 10-bit ADC measurements directly and executes compensator equations (e.g., PID, lead-lag) in hardware with sub-100 ns latency. This offloads the main CPU, improves loop stability, and enables higher switching frequencies - critical for modern GaN/SiC-based power designs where timing margins are extremely tight.
What package type and pin count does the R5F563TCEDFH#V0 use?
The R5F563TCEDFH#V0 is housed in a 112-pin LQFP package designated PLQP0112JA-A, measuring 20 × 20 mm with 0.65 mm pitch. It provides 69 GPIO pins (including 21 inputs and 20 open-drain outputs), dedicated analog supply pins (AVCC0/AVSS), and full peripheral signal routing for CAN, USB, multiple SCI, RSPI, and RIIC interfaces. This package balances I/O density with thermal performance for industrial power and motor control PCB layouts.
R5F563TCEDFH#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TCEDFH#V0 FAQ
1.How can I place an order for R5F563TCEDFH#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TCEDFH#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TCEDFH#V0 reliable?
The price and inventory of R5F563TCEDFH#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TCEDFH#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TCEDFH#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TCEDFH#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TCEDFH#V0?
R5F563TCEDFH#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TCEDFH#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TCEDFH#V0?
For technical support, including R5F563TCEDFH#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TCEDFH#V0 requirements.
6.How does Aetrix verify that R5F563TCEDFH#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TCEDFH#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TCEDFH#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TCEDFH#V0?
All R5F563TCEDFH#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TCEDFH#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TCEDFH#V0 part is unused and in its original packaging.
Return procedure for R5F563TCEDFH#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TCEDFH#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

