Renesas R5F563TEADFA#H0
- Part No.:
- R5F563TEADFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEADFA#H0.pdf
- Description:
- 32BIT MCU RX63T 512KB 48KB QFP12
- Quantity:
- Payment:

- Shipping:

Inventory:1,672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFA#H0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and targets IEC60730-compliant industrial power systems.
For engineers reviewing the R5F563TEADFA#H0 datasheet, R5F563TEADFA#H0 pinout, R5F563TEADFA#H0 application, or R5F563TEADFA#H0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC calculation unit for SMPS control loops, and CAN/USB dual-communication readiness in a 120-pin LQFP package.
Technical Context
The R5F563TEADFA#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL with independent PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz) domains for timer, peripheral, and ADC subsystems.
It features two dedicated high-resolution PWM units - MTU3 (8 channels, three-phase complementary output) and GPT (8 channels, including 312-ps PWM delay control) - coordinated with analog peripherals via hardware triggers. The DPC unit performs fixed-point compensator calculations using real-time 10-bit ADC inputs, enabling closed-loop digital power control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Flash / RAM | 512 KB on-chip flash (no wait states @ 100 MHz); 48 KB SRAM (no wait states) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution @ 100 MHz ICLK; MTU3 delivers non-overlapping three-phase complementary outputs with auto-deadtime |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit computes SMPS compensator coefficients using real-time 10-bit ADC data |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, all with DMA/DTC support |
| Operating Range | –40°C to +85°C; 4.0–5.5 V main supply (VCC/PLLVCC), 3.0–3.6 V or 4.0–5.5 V analog supply (AVCC0) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | 12 primary VCC/VSS pairs distributed for noise isolation; separate analog/digital ground pins (AVSS, DVSS) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins with POE3-controlled high-impedance state for fault shutdown |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM input/output pins supporting 312-ps edge delay control and interlocking with analog comparators |
| AD00–AD19 | Analog input channels | 20 dedicated ADC input pins; AD00–AD07 shared with S12ADB units, AD08–AD19 mapped to 10-bit ADA |
| DA0, DA1 | DAC outputs | Two buffered 10-bit voltage-output DACs referenced to VREF (3.0–5.5 V) |
| CAN0TX, CAN0RX | CAN physical layer interface | Differential CAN bus transceiver pins compliant with ISO 11898-1; require external termination and isolation |
| USBDP, USBDM | USB 2.0 differential pair | Full-speed (12 Mbps) USB interface with integrated transceiver; requires 1.5-kΩ pull-up on USBDP for device enumeration |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware CRC calculator, oscillation-stop detection, self-diagnostic A/D, IWDT with dedicated LOCO, frequency measurement circuit |
| Simultaneous Multi-Channel Sampling | Three ADC units enable synchronized sampling across 7 channels (e.g., phase currents + DC bus + temperature) |
| Programmable Gain Amplifier | 11-step PGA (2× to 13.33×) per S12ADB unit enables direct shunt current sensing without external op-amps |
| Hardware-Controlled PWM Deadtime | MTU3 auto-generates non-overlapping gate drive waveforms with configurable deadtime; eliminates CPU overhead and timing jitter |
| Digital Power Supply Controller (DPC) | Fixed-point arithmetic engine computes PID/lead-lag compensator outputs in real time using 10-bit ADC inputs - no firmware loop required |
Applications
| Industrial Motor Inverter | Digital AC-DC SMPS |
|---|---|
Use Scenario: 3-phase BLDC/PMSM inverter driving HVAC compressors or industrial pumps with field-oriented control (FOC). IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, generating six PWM gate signals, sampling current/voltage feedback, and managing CAN-based supervisory communication. Use Value: MTU3's three-phase complementary PWM with auto-deadtime and 312-ps GPT delay control ensures precise gate timing; dual S12ADB units sample all three phase currents simultaneously for accurate current reconstruction. |
Use Scenario: Digitally controlled 1–3 kW telecom/server AC-DC power supply meeting 80 PLUS Titanium efficiency requirements. IC Role / Device Role / Timing Role: Real-time digital controller performing voltage/current regulation, thermal management, and PMBus communication via SCI/RIIC. Use Value: Integrated DPC unit executes compensator math on 10-bit ADC samples at 100 kHz loop rates; 10-bit DACs provide analog biasing for auxiliary circuits; USB enables firmware updates and debug logging. |
| Solar Microinverter | Uninterruptible Power Supply (UPS) |
Use Scenario: Single-phase grid-tied solar microinverter converting DC from PV panels to synchronized 230 VAC output. IC Role / Device Role / Timing Role: Dual-role controller handling MPPT tracking, grid-synchronization (PLL), and isolated gate driving with safety-certified isolation interfaces. Use Value: Simultaneous 7-channel ADC sampling captures PV voltage, DC link, AC output, and temperature sensors in one cycle; CAN interface enables fleet-level monitoring and firmware OTA updates. |
Use Scenario: Online double-conversion UPS with battery charging, inverter control, and load transfer sequencing. IC Role / Device Role / Timing Role: Central safety-critical controller managing battery charge/discharge profiles, inverter waveform generation, bypass switching, and status reporting over USB/CAN. Use Value: IEC60730-compliant self-test functions (CRC, oscillator detection, ADC diagnostics) satisfy UL 1778 Class A requirements; dual 12-bit ADCs monitor battery voltage/current and AC output quality concurrently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | 144-pin LQFP (PLQP0144KA-A); adds external bus interface and 20 additional GPIOs | Required when external memory expansion or >110 GPIOs needed; same DPC/ADC/PWM capabilities | Select for designs needing CS-based external Flash/SRAM or higher I/O count; PCB layout change required |
| R5F563TCADFA#V0 | 384 KB flash, 32 KB RAM, identical 120-pin package and peripheral set | Suitable for cost-optimized implementations where firmware size < 384 KB and RAM usage ≤ 32 KB | Choose when BOM cost reduction is prioritized and feature set remains sufficient; drop-in replacement with no layout change |
Compared with R5F563TEADFA#H0, the R5F563TEADFB#V0 offers expanded I/O and external bus capability at the cost of larger footprint, while R5F563TCADFA#V0 reduces memory resources but maintains identical pinout and analog/peripheral functionality - enabling direct substitution where code size permits.
Availability
R5F563TEADFA#H0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, and solar microinverters requiring stable component supply, long-term lifecycle assurance, and IEC60730-compliant safety features.
Supply support for R5F563TEADFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TEADFA#H0 - was engineered specifically for digital power conversion and motor control, integrating high-resolution PWM, multi-channel synchronized ADCs, and hardware DPC acceleration to replace discrete DSP+FPGA solutions.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEADFA#H0?
The R5F563TEADFA#H0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core with single-precision IEEE-754 floating-point unit. Its 5-stage pipeline, variable-length instruction set, and 32-bit multiplier enable deterministic real-time execution critical for digital power control loops. This performance level is confirmed in Renesas document R01DS0087EJ0220 Rev.2.20.
Does the R5F563TEADFA#H0 include CAN interface support?
Yes, the R5F563TEADFA#H0 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. CAN functionality is enabled in this part number as indicated by the "E" in the product ID code (R5F563TEADFA), and it uses dedicated CAN0TX/CAN0RX pins routed to the 120-pin LQFP package.
What ADC resources are available on the R5F563TEADFA#H0?
The R5F563TEADFA#H0 integrates two 12-bit S12ADB units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators) plus one 10-bit ADA unit with 20 channels. It supports simultaneous sampling across up to 7 channels - essential for motor current reconstruction and multi-sensor monitoring in power electronics applications.
Is the R5F563TEADFA#H0 qualified for IEC60730 safety compliance?
Yes, the R5F563TEADFA#H0 includes multiple hardware features required for Class B IEC60730 compliance: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, self-diagnostic A/D converter, and memory protection unit (MPU). These are documented in Section 1.1 and Table 1.1 of R01DS0087EJ0220.
What is the package type and thermal specification of the R5F563TEADFA#H0?
The R5F563TEADFA#H0 is packaged in a PLQP0120KA-A - a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. It is rated for operation from –40°C to +85°C (D version), with derating guidance available from Renesas for extended temperature use. The package supports standard reflow profiles and provides adequate thermal dissipation for typical digital power controller workloads.
R5F563TEADFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFA#H0 FAQ
1.How can I place an order for R5F563TEADFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFA#H0 reliable?
The price and inventory of R5F563TEADFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFA#H0?
R5F563TEADFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFA#H0?
For technical support, including R5F563TEADFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFA#H0 requirements.
6.How does Aetrix verify that R5F563TEADFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFA#H0?
All R5F563TEADFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TEADFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

