My Inquiry
My Account
Renesas R5F563TEADFA#H1
- Part No.:
- R5F563TEADFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEADFA#H1.pdf
- Description:
- 32BIT MCU RX63T 512K 5V LQFP120
- Quantity:
- Payment:
- Shipping:
Inventory:3,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFA#H1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time closed-loop control in industrial inverters and SMPS designs.
For engineers reviewing the R5F563TEADFA#H1 datasheet, R5F563TEADFA#H1 pinout, R5F563TEADFA#H1 application, or R5F563TEADFA#H1 equivalent, this MCU delivers deterministic PWM timing (312-ps delay resolution), IEC60730-compliant self-test features (oscillation-stop detection, CRC, A/D self-diagnosis), and dual-voltage operation (3.3 V core / 4–5.5 V analog) - critical for safety-certified power electronics design.
Technical Context
The R5F563TEADFA#H1 implements a CISC Harvard-architecture RX CPU with 5-stage pipeline, IEEE-754 single-precision FPU, and dual MAC units - enabling 165 DMIPS at 100 MHz. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains to synchronize MTU3/GPT timers (100 MHz), peripherals (50 MHz), and ADCs (50/100 MHz) independently.
It embeds dedicated hardware for digital power control: the DPC unit performs fixed-point compensator calculations using 10-bit ADC measurement results, while MTU3 and GPT support three-phase complementary PWM with automatic dead-time insertion and phase-shifted synchronized operation - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 3-phase complementary), GPT (8 ch, 100 MHz, PWM delay ≤312 ps), CMT (4 ch) |
| Communication | CAN v2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× I2C/SMBus |
| Analog Peripherals | 2× 10-bit DACs, programmable gain amplifier (11-step), window comparators (3 ch/unit), CRC & DOC units |
| Power & Temp | Single 3.3 V or 5 V supply; –40°C to +85°C (D version); PLQP0120KA-A 120-pin LQFP (16×16 mm, 0.5 mm pitch) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm body, 0.5 mm pitch, exposed thermal pad. Compliant with JEDEC MO-220, RoHS and MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply and ground | 3.3 V or 5 V operation; separate AVCC/AVSS for analog domain isolation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Support complementary PWM output with automatic dead-time control for 3-phase inverter gate drivers |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Enable single- or three-phase PWM generation with sub-cycle delay resolution (≤312 ps at 100 MHz) |
| AD00–AD19 | Analog input channels | 20-channel 10-bit ADC inputs; AD00–AD07 also serve dual 12-bit S12ADB units with shared/sample-and-hold |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage outputs (0–VREF) for reference generation or feedback injection in control loops |
| CANRX, CANTX | CAN physical layer interface | ISO 11898-1 compliant differential signaling; supports 32 mailbox filtering and FIFO mode |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 full-speed transceiver | Integrated PHY; supports bus-powered or self-powered modes; OTG capable |
| POE0–POE4 | Port Output Enable control | Hardware-triggered high-impedance state control for MTU3/GPT pins during fault conditions (e.g., short-circuit detection) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-fixed-point calculation engine for SMPS compensator algorithms; uses 10-bit ADC results directly - offloads CPU and ensures deterministic loop timing |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, frequency measurement (CAC), CRC generator, IWDT, and A/D self-diagnostic - enables Class B certification without external components |
| Precision PWM Timing | GPT supports 312-ps PWM edge delay resolution (at 100 MHz ICLK); enables fine-grained dead-time tuning and phase alignment in multi-phase converters |
| Simultaneous Multi-ADC Sampling | Three independent ADC units allow synchronized sampling across 7 channels - essential for vector-controlled motor drives requiring current/voltage phase correlation |
| Robust Fault Handling | POE3 module triggers immediate PWM pin high-Z on comparator fault, IWDT timeout, or software command - prevents shoot-through in bridge topologies |
| Flexible Clock Domain Partitioning | Independent PCLKA (100 MHz for timers), PCLKB (50 MHz for peripherals), PCLKC/D (100/50 MHz for ADCs) - eliminates clock contention and enables optimal peripheral timing |
Applications
| Industrial Motor Drives | Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized 3-phase PWM generation (MTU3), and simultaneous current/voltage sampling (dual S12ADB + ADA). Use Value: Sub-microsecond PWM delay resolution and hardware DPC enable <1 µs current-loop update - improving torque ripple suppression and efficiency above 95%. |
Use Scenario: Digital control of isolated DC-DC converters (LLC, Phase-Shifted Full-Bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation via DPC unit; ADC sampling of primary-side current and secondary-side voltage; precise PWM timing for resonant switching. Use Value: Integrated DPC eliminates need for external DSP/FPGA; simultaneous 7-channel sampling captures transient events across multiple sensing points - accelerating design validation. |
| Uninterruptible Power Supplies | Renewable Energy Inverters |
Use Scenario: Bidirectional AC/DC conversion and battery charging in line-interactive UPS systems. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier (AC→DC) and inverter (DC→AC) stages; CAN for battery management communication; USB for firmware updates. Use Value: Single-chip integration of CAN, USB, and dual ADCs reduces BOM count by 3+ ICs; IEC60730 features satisfy UL 1778 safety requirements out-of-box. |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection and reactive power control. IC Role / Device Role / Timing Role: High-speed ADC sampling (20-ch 10-bit ADA) for grid synchronization; GPT-driven PWM with adaptive dead-time; CRC and self-test for functional safety monitoring. Use Value: 0.5 µs ADC conversion time enables >20 kHz sampling of grid harmonics; built-in CAC verifies oscillator stability - meeting IEEE 1547 anti-islanding response time mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | 144-pin LQFP (PLQP0144KA-A); adds external bus interface and 2 additional GPIO pins | Suitable for designs requiring external memory expansion or higher I/O density | Select when needing CS space access or >81 GPIO; same core/peripherals but larger footprint |
| R5F563TCADFA#V0 | 384 KB flash, 32 KB RAM, identical package and peripheral set | Cost-optimized variant for firmware-limited applications (e.g., fixed-function SMPS) | Choose for lower-cost production where 512 KB flash is unnecessary; retains full DPC, ADC, and PWM capability |
Compared with R5F563TEADFA#H1, the R5F563TEADFB#V0 offers expanded I/O and external bus support at the cost of board area, while R5F563TCADFA#V0 reduces memory capacity without compromising real-time control features - enabling tiered product variants from a common hardware platform.
Availability
R5F563TEADFA#H1 is available at Aetrix Electronics and suitable for industrial motor drives, switch-mode power supplies, uninterruptible power supplies, and renewable energy inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F563TEADFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets - with over 40 years of embedded systems expertise.
The RX63T Group, including R5F563TEADFA#H1, was designed specifically for high-precision digital power conversion and motor control - integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEADFA#H1?
The R5F563TEADFA#H1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using its 32-bit RX CPU core with 5-stage pipeline and single-precision IEEE-754 floating-point unit. This enables real-time execution of complex control algorithms such as field-oriented motor control and digital power supply compensation - verified under worst-case thermal conditions per Renesas datasheet R01DS0087EJ0220.
Does the R5F563TEADFA#H1 include integrated CAN functionality?
Yes, the R5F563TEADFA#H1 includes a fully compliant ISO 11898-1 CAN module with 32 configurable mailboxes, supporting both standard and extended frames. This capability is confirmed in Table 1.3 of the official datasheet and applies specifically to the "E"-suffix variants like R5F563TEADFA#H1 - distinguishing it from "D"-suffix parts that omit CAN.
What analog peripherals are integrated into the R5F563TEADFA#H1?
The R5F563TEADFA#H1 integrates two 12-bit ADC units (S12ADB, 4 channels each with sample-and-hold and programmable gain amplifiers), one 10-bit ADC (ADA, 20 channels), and two 10-bit DACs (DAa). These are validated in the "Outline of Specifications" section (pages 6–7) of R01DS0087EJ0220 and support simultaneous sampling, window comparison, and self-diagnostic functions required for IEC60730 compliance.
What package type and pin count does the R5F563TEADFA#H1 use?
The R5F563TEADFA#H1 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 mm × 16 mm body size and 0.5 mm pitch. This is explicitly listed in Table 1.3 (page 10) of the RX63T datasheet R01DS0087EJ0220 and confirmed across all "ADFA"-suffixed part numbers - distinct from 144-pin (ADFB), 112-pin (ADFH), or 100-pin (ADFP) variants.
How does the R5F563TEADFA#H1 support IEC60730 functional safety compliance?
The R5F563TEADFA#H1 supports IEC60730 Class B compliance through integrated hardware features: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and self-diagnostic functions for the A/D converter. These are documented in the "Features" section (page 1) and "Outline of Specifications" (page 3) of R01DS0087EJ0220 - eliminating need for external safety monitors.
R5F563TEADFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFA#H1 FAQ
1.How can I place an order for R5F563TEADFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFA#H1 reliable?
The price and inventory of R5F563TEADFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFA#H1?
R5F563TEADFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFA#H1?
For technical support, including R5F563TEADFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFA#H1 requirements.
6.How does Aetrix verify that R5F563TEADFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFA#H1?
All R5F563TEADFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TEADFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFA#H1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
