Renesas R5F563TEADFA#V1
- Part No.:
- R5F563TEADFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEADFA#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFA#V1 from Renesas is a 100-MHz 32-bit RX MCU with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and MTU3/GPT PWM timers optimized for digital power supply control in motor drive inverters.
For engineers reviewing the R5F563TEADFA#V1 datasheet, R5F563TEADFA#V1 pinout, R5F563TEADFA#V1 application, or R5F563TEADFA#V1 equivalent, this device delivers deterministic 100-MHz real-time control, IEC60730-compliant self-diagnostic features, sub-312-ps PWM delay resolution, and hardware-accelerated digital power supply calculation - critical for high-reliability industrial motor drives and switched-mode power supplies.
Technical Context
The R5F563TEADFA#V1 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. Its clock system supports independent domain scaling: ICLK up to 100 MHz for CPU/MTU3/GPT, PCLKD up to 50 MHz for S12ADB, and PCLKC up to 100 MHz for ADA.
It integrates dedicated digital power supply controller (DPC) logic that performs fixed-point compensatory calculations using 10-bit ADC measurement results, alongside hardware-supported dead-time generation, three-phase complementary PWM, and simultaneous 7-channel ADC sampling - all synchronized via MTU3/GPT trigger events without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RXv1 32-bit CISC CPU, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states @100 MHz), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @50 MHz PCLKD), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM Timers | MTU3 (8 ch × 16-bit, 3-phase complementary + phase counting), GPT (8 ch × 16-bit, 3-phase + single-phase complementary, 312-ps delay resolution) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power | Dedicated DPC unit for SMPS control; supports self-diagnostic ADC, oscillation-stop detection, CRC, IWDT per IEC60730 |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16×16 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic supply (2.7–3.6 V or 4.0–5.5 V); separate AVCC/AVSS for analog domains |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Phase A/B outputs for 3-phase complementary PWM; supports dead-time insertion and fault shutdown via POE3 |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Single- or three-phase PWM outputs with 312-ps timing resolution; interlock-capable with comparator inputs |
| AN000–AN007 | Analog input | Eight dedicated ADC input pins shared across S12ADB (4 ch × 2) and ADA (20 ch); support simultaneous 7-channel sampling |
| DA0, DA1 | DAC output | 10-bit voltage outputs (0–VREF); used for reference generation or analog feedback in closed-loop SMPS control |
| CANH, CANL | CAN bus interface | Differential transceiver pins compliant with ISO 11898-1; integrated termination and filtering support |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) interface with internal transceiver; supports self-powered and bus-powered modes |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Engine | Hardware CRC, IWDT with dedicated LOCO, oscillation-stop detection, ADC self-diagnostic, and frequency measurement circuit - enables Class B certification without software overhead |
| Digital Power Supply Controller (DPC) | Fixed-point calculation unit accelerates PID/compensator math using real-time 10-bit ADC inputs - reduces SMPS loop latency by >90% vs. software-only implementation |
| Sub-nanosecond PWM Timing Control | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK - enables precise dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-ADC Sampling | Three independent ADC units (S12ADB ×2 + ADA) can sample 7 channels concurrently - essential for vector-controlled motor phase current reconstruction |
| Hardware Interlocked PWM | GPT outputs can be automatically negated or halted upon comparator threshold violation - provides cycle-by-cycle overcurrent protection without CPU intervention |
Applications
| Industrial Motor Drives | Digital Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized 7-channel current/voltage sensing, and three-phase complementary PWM generation with hardware dead-time compensation. Use Value: Enables <1-µs current-loop response time and <0.5% torque ripple via deterministic 100-MHz interrupt latency and simultaneous ADC sampling. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using DPC-accelerated compensator math, 10-bit DAC-based reference generation, and ADC-triggered PWM updates aligned to switching cycles. Use Value: Achieves <50-ns jitter on PWM edges and <100-ns overcurrent shutdown - meeting PMBus v1.3 compliance for adaptive voltage positioning. |
| Automotive Onboard Chargers (OBC) | Uninterruptible Power Supplies (UPS) |
Use Scenario: Bidirectional AC/DC conversion in EV onboard chargers supporting 6.6 kW PFC + LLC stages. IC Role / Device Role / Timing Role: Dual-core coordination (via DTC) between PFC and DC-DC control loops; CAN communication for vehicle integration; IEC60730 safety monitoring. Use Value: Reduces BOM count by integrating CAN, USB, dual ADCs, and DPC - eliminating need for external safety monitors or analog front-ends. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Simultaneous sampling of line/battery/output voltages and currents; real-time THD calculation; synchronized PWM for inverter and rectifier stages. Use Value: Supports <5% THD output under nonlinear loads via 20-channel 10-bit ADC oversampling and hardware-accelerated FFT preprocessing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | 144-pin LQFP (PLQP0144KA-A), adds external bus interface and 2 more MTU3 channels | Required for designs needing external memory expansion or higher I/O count (81 GPIO vs. 72) | Select when external SDRAM/NOR flash or additional PWM outputs are needed beyond R5F563TEADFA#V1's 120-pin capability. |
| R5F563TCADFA#V1 | Same package but 384 KB flash, 32 KB RAM, identical peripheral set except reduced ROM capacity | Suitable for cost-sensitive motor control where firmware size <384 KB and RAM <48 KB suffices | Choose for legacy code porting or lower-cost variants where full 512 KB flash is unused - no PCB change required. |
Compared with R5F563TEADFA#V1, R5F563TEADFB#V1 offers greater I/O and memory expansion headroom, while R5F563TCADFA#V1 provides identical functionality at lower memory cost - both retain full DPC, CAN, USB, and IEC60730 support without compromising real-time PWM or ADC performance.
Availability
R5F563TEADFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply across extended production lifecycles.
Supply support for R5F563TEADFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEADFA#V1 - was designed specifically for high-precision digital power conversion and motor control, integrating hardware accelerators for IEC60730 compliance and real-time PWM/ADC synchronization.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEADFA#V1?
The R5F563TEADFA#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core with single-precision IEEE-754 floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic real-time execution critical for motor control loops and digital power supply regulation - all verified in the R01DS0087EJ0220 datasheet.
Does the R5F563TEADFA#V1 include CAN interface support?
Yes, the R5F563TEADFA#V1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, which explicitly lists "CAN module included" for the R5F563TEADFA series, and is functionally identical across all #V1 variants in the RX63T Group.
What ADC resources does the R5F563TEADFA#V1 provide for motor current sensing?
The R5F563TEADFA#V1 provides three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold and programmable gain amplifiers) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across 7 channels - essential for reconstructing all three motor phase currents plus DC-link voltage and temperature in a single control cycle - as specified in Section 1.1 and Table 1.2 of R01DS0087EJ0220.
Is the R5F563TEADFA#V1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TEADFA#V1 integrates hardware features required for IEC60730 Class B: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and self-diagnostic functions for both 12-bit and 10-bit ADCs. These are documented in the "Useful functions for IEC60730 compliance" section (page 1) and Section 1.1 of R01DS0087EJ0220.
What package type and pin count does the R5F563TEADFA#V1 use?
The R5F563TEADFA#V1 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 mm × 16 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 (List of Products) and Package section (page 8) of the R01DS0087EJ0220 datasheet, and corresponds to 72 GPIO pins, 21 input-only pins, and 26 open-drain outputs as detailed in Table 1.1 (page 4).
R5F563TEADFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFA#V1 FAQ
1.How can I place an order for R5F563TEADFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFA#V1 reliable?
The price and inventory of R5F563TEADFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFA#V1?
R5F563TEADFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFA#V1?
For technical support, including R5F563TEADFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFA#V1 requirements.
6.How does Aetrix verify that R5F563TEADFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFA#V1?
All R5F563TEADFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TEADFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

