Renesas R5F563TEADFB#H0
- Part No.:
- R5F563TEADFB#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEADFB#H0.pdf
- Description:
- 32BIT MCU RX63T 512K 5V LQFP144
- Quantity:
- Payment:

- Shipping:

Inventory:1,495
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFB#H0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (8 channels total with three sample-and-hold circuits, programmable gain amplifier, and window comparators), one 10-bit ADC (20 channels), two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEADFB#H0 datasheet, R5F563TEADFB#H0 pinout, R5F563TEADFB#H0 application, or R5F563TEADFB#H0 equivalent, key selection criteria include its 144-pin LQFP package with 81 GPIOs, support for IEC60730 Class B compliance via self-diagnostic ADC, oscillation-stop detection, CRC, and IWDT, and precise PWM delay resolution of 312 ps at 100 MHz for gate drive timing control.
Technical Context
The R5F563TEADFB#H0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA (up to 100 MHz) and PCLKB (up to 50 MHz) domains for timer and peripheral operation.
It features two complementary PWM timer units: MTU3 (8-channel, 3-phase capable) and GPT (8-channel, with 312-ps PWM delay control), both supporting dead-time generation and interlocking with analog comparators. The DPC unit performs fixed-point compensator math using 10-bit ADC results, targeting digital control loops in AC/DC and DC/DC converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables sub-microsecond interrupt latency and real-time control loop execution |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA ADC (20 ch), two 10-bit DACs |
| PWM & Timing | MTU3 (8×16-bit) + GPT (8×16-bit) with 312-ps PWM edge delay resolution and hardware dead-time insertion |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no Ethernet or Ethernet PHY |
| Power & Safety | Single 4.0–5.5 V supply (VCC/PLLVCC), –40°C to +85°C operation, IEC60730-compliant self-test functions |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Dedicated pins for digital core (VCC), analog (AVCC0/AVCC), USB (VCC_USB), and multiple ground returns ensure low-noise ADC/DAC operation and EMI resilience |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins with POE3-controlled high-impedance state for fault-safe inverter shutdown |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM output with programmable dead time and 312-ps edge delay tuning for precise gate driver timing |
| AN000–AN007 | Analog inputs | 8 dedicated ADC input pins shared across S12ADB units; support simultaneous sampling and programmable gain (2×–13.3×) |
| DA0 / DA1 | DAC outputs | Two buffered 10-bit voltage outputs usable for reference generation or analog feedback injection in closed-loop control |
| CAN0TX / CAN0RX | CAN transceiver interface | Differential CAN bus interface compliant with ISO 11898-1, supporting 1 Mbit/s operation with 32 configurable mailboxes |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for PID/compensator math using 10-bit ADC inputs - reduces CPU load in SMPS control loops |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and ADC self-diagnostic (VREFL/VREFH generation) |
| Precision PWM Timing | 312-ps PWM edge delay resolution at 100 MHz enables fine-grained dead-time adjustment and gate drive skew compensation |
| Simultaneous Multi-Channel Sampling | Three-sample-and-hold circuits allow synchronized capture across up to 7 ADC channels - critical for 3-phase current/voltage reconstruction |
| Programmable Gain Amplifier (PGA) | 11-step gain (2×–13.3×) per channel supports direct shunt resistor sensing without external op-amps in motor control |
Applications
| Industrial Motor Inverter | Server AC/DC PSU |
|---|---|
Use Scenario: 3-phase BLDC/PMSM inverter driving HVAC compressors or industrial pumps with field-oriented control (FOC). IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating six complementary PWM signals, sampling phase currents via shunts, and managing CAN-based supervisory communication. Use Value: Integrated MTU3/GPT timers with hardware dead-time and 312-ps delay eliminate external gate drivers and reduce layout complexity; DPC offloads compensator math from CPU. |
Use Scenario: Digital control of multi-phase interleaved LLC resonant converters in 1U/2U server PSUs requiring Class B safety certification. IC Role / Device Role / Timing Role: Real-time voltage/current regulation, adaptive frequency modulation, fault logging, and PMBus-over-SCI communication to host BMC. Use Value: Dual 12-bit ADCs with simultaneous 7-channel sampling enable accurate multi-phase current monitoring; IEC60730 self-tests satisfy UL62368-1 requirements. |
| Solar Microinverter | EV Onboard Charger (OBC) |
Use Scenario: Single-phase transformerless microinverter converting PV panel DC to grid-synchronized AC with anti-islanding protection. IC Role / Device Role / Timing Role: Grid synchronization (PLL), MPPT, DC-link voltage regulation, and isolation barrier communication via SCI/USB. Use Value: USB 2.0 FS enables firmware updates in-field; 10-bit ADC (20 ch) supports auxiliary sensors (temperature, insulation resistance) without external muxing. |
Use Scenario: Bidirectional OBC controlling AC/DC and DC/DC stages for EV battery charging/discharging with CAN diagnostics and thermal management. IC Role / Device Role / Timing Role: Primary controller for AC rectification, PFC, and isolated DC/DC conversion; handles ISO 15118 handshake via CAN. Use Value: CAN 2.0B interface with 32 mailboxes supports concurrent vehicle network messaging and charger status reporting; 48 KB SRAM accommodates dual-control-loop buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Same die, identical specs, but shipped in tape-and-reel (TR) vs. tray (H0); no functional difference | No difference in use case or design integration | Select #H0 for manual prototyping or small-batch assembly; #V0 for automated SMT production |
| R5F563TCADFB#H0 | 384 KB flash, 32 KB RAM, same peripherals and package; lacks 128 KB flash capacity for complex control + communication stacks | Suitable for cost-sensitive inverters with simpler firmware, but not for USB+CAN+DPC+ADC-intensive designs | Choose only if firmware footprint < 384 KB and no need for dual-boot or field-upgrade image storage |
Compared with R5F563TEADFB#H0, the #V0 variant offers identical functionality in tape-and-reel packaging for high-volume SMT, while the R5F563TCADFB#H0 reduces memory capacity - limiting flexibility for future feature expansion or safety-certified dual-image firmware architectures.
Availability
R5F563TEADFB#H0 is available at Aetrix Electronics and suitable for industrial motor drives, server power supplies, solar microinverters, and EV onboard chargers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TEADFB#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RX63T Group - including R5F563TEADFB#H0 - was engineered specifically for digital power conversion and motor control, integrating high-precision analog front-ends, deterministic PWM timing, and safety-certifiable peripherals to replace discrete DSP+FPGA combinations.
FAQ
What is the operating voltage range for R5F563TEADFB#H0?
The R5F563TEADFB#H0 operates from a single 4.0 V to 5.5 V supply on VCC and PLLVCC pins, with AVCC0/AVCC and VREF referenced to 4.0–5.5 V. VCC_USB requires 3.0–3.6 V. This 5-V-tolerant design simplifies power architecture in industrial and server power applications where 5-V rails are standard.
Does R5F563TEADFB#H0 support IEC60730 Class B compliance out of the box?
Yes, the R5F563TEADFB#H0 includes hardware features required for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and ADC self-diagnostic function that generates internal reference voltages (VREFL0, VREFH0×1/2, VREFH0). These are documented in the R01DS0087EJ0220 datasheet.
How many ADC channels does R5F563TEADFB#H0 support, and what are their resolutions?
The R5F563TEADFB#H0 integrates two 12-bit S12ADB ADC units (4 channels each, totaling 8 channels with simultaneous 7-channel sampling capability) and one 10-bit ADA ADC with 20 input channels. All ADCs support software, timer-triggered, or external-start conversion, and the S12ADB units include programmable gain amplifiers and window comparators.
What is the purpose of the Digital Power Supply Controller (DPC) in R5F563TEADFB#H0?
The DPC in R5F563TEADFB#H0 is a dedicated hardware accelerator for digital power supply control algorithms - performing 16-bit fixed-point compensator calculations (e.g., PID, Type II/III) using results from the 10-bit ADC. It operates independently of the CPU, reducing interrupt load and improving loop determinism in AC/DC and DC/DC converters.
Is R5F563TEADFB#H0 pin-compatible with other RX63T variants like R5F563TCADFB#H0?
Yes, R5F563TEADFB#H0 and R5F563TCADFB#H0 share the identical PLQP0144KA-A 144-pin LQFP package and pinout. They differ only in on-chip flash (512 KB vs. 384 KB) and RAM (48 KB vs. 32 KB) capacities - making them drop-in replacements for footprint-constrained designs where firmware size permits.
R5F563TEADFB#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFB#H0 FAQ
1.How can I place an order for R5F563TEADFB#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFB#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFB#H0 reliable?
The price and inventory of R5F563TEADFB#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFB#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFB#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFB#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFB#H0?
R5F563TEADFB#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFB#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFB#H0?
For technical support, including R5F563TEADFB#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFB#H0 requirements.
6.How does Aetrix verify that R5F563TEADFB#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFB#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFB#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFB#H0?
All R5F563TEADFB#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFB#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFB#H0 part is unused and in its original packaging.
Return procedure for R5F563TEADFB#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFB#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

