Renesas R5F563TEADFB#V0
- Part No.:
- R5F563TEADFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEADFB#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,526
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFB#V0 from Renesas Electronics is a 100-MHz 32-bit RX63T Group MCU with integrated FPU, 512 KB on-chip flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-based digital power supply controller (DPC) - designed for real-time motor control and digital power conversion in industrial inverters.
For engineers reviewing the R5F563TEADFB#V0 datasheet, R5F563TEADFB#V0 pinout, R5F563TEADFB#V0 application, or R5F563TEADFB#V0 equivalent, this page delivers verified specifications, package-confirmed pin functions, IEC60730-compliant peripheral features, and validated alternative parts for embedded power electronics design.
Technical Context
The R5F563TEADFB#V0 implements a CISC Harvard-architecture RX CPU core with 5-stage pipeline, supporting IEEE-754 single-precision floating-point operations and DSP instructions. Its clock system integrates PLL, main crystal oscillator, and dedicated 125-kHz LOCO for IWDT - enabling independent timing domains for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz).
Peripheral integration centers on deterministic real-time control: MTU3 provides two 3-phase complementary PWM channels with automatic dead-time insertion and phase-counting mode; GPT adds four single-phase complementary PWM channels with sub-nanosecond delay resolution (312 ps at 100 MHz); DPC unit executes fixed-point compensatory calculations using ADC measurement data for switched-mode power supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no-wait @ 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, 3 S/H circuits, PGA, self-diagnostic), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timers | MTU3: 2× three-phase complementary PWM + 8-channel input capture; GPT: 4× single-phase complementary PWM with 312-ps delay control |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, no Ethernet or Bluetooth |
| Power & Temp | 4.0–5.5 V VCC/PLLVCC, 3.0–3.6 V VCC_USB, –40°C to +85°C (D version), PLQP0144KA-A package |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core (VCC/VSS), analog (AVCC/AVSS), USB (VCC_USB), and PLL (PLLVCC) |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 4–12.5 MHz external crystal; enables PLL lock and oscillation-stop detection per IEC60730 |
| MTIOC0A–D, MTIOC1A–D | MTU3 waveform output/input | Drive 3-phase inverter legs with non-overlapping outputs; POE3-controlled high-impedance state for fault protection |
| ADTRG0–3, ADTRG5 | A/D conversion trigger inputs | Synchronize sampling across multiple ADC units using MTU3/GPT timer events or external signals |
| CAN_TX, CAN_RX | CAN physical layer interface | Differential bus signaling compliant with ISO11898-1; supports standard/extended frames and 32-mailbox FIFO |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver with 2 KB on-chip RAM buffer; supports host/function mode and OTG negotiation |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine using real-time 10-bit ADC measurements for SMPS feedback loops |
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit (CAC) |
| High-Resolution PWM Timing | GPT channels 0–3 support 312-ps PWM edge delay control (1/32 × ICLK period at 100 MHz) for precise gate drive timing |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) enable synchronized sampling on up to 7 channels for current/voltage vector acquisition |
| Robust Fault Handling | POE3 monitors MTU3/GPT outputs and forces high-impedance state on short-circuit, comparator fault, or software command |
Applications
| Industrial Motor Drive | Digital AC-DC Power Supply |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm via FPU and DPC; MTU3 generates synchronized 3-phase PWM with dead-time compensation; ADCs sample phase currents and DC-link voltage simultaneously. Use Value: Eliminates external DSP/FPGA by integrating motor control math, PWM generation, and analog acquisition - reducing BOM count and PCB area. |
Use Scenario: Digital control of isolated LLC resonant converters and active clamp forward topologies in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: DPC computes PID/compensator outputs from 10-bit ADC voltage/current readings; GPT delivers sub-ns PWM delay for adaptive dead-time tuning; USB enables firmware updates in-field. Use Value: Enables <1% output regulation error over line/load transients without external op-amps or DACs - meeting 80 PLUS Titanium efficiency requirements. |
| Uninterruptible Power Supply (UPS) | Grid-Tied Solar Inverter |
|
Use Scenario: Bidirectional AC/DC conversion with battery charging and sine-wave inverter functions in line-interactive UPS systems. IC Role / Device Role / Timing Role: Dual ADC units acquire AC input voltage, battery voltage, and load current; CAN interfaces with battery management system (BMS); MTU3 drives H-bridge IGBTs with phase-shifted PWM. Use Value: Single-chip solution replaces discrete microcontroller + analog front-end + CAN controller - simplifying safety certification (UL 1778) and reducing time-to-market. |
Use Scenario: MPPT tracking and grid-synchronization in single-phase transformerless solar inverters up to 5 kW. IC Role / Device Role / Timing Role: S12ADB measures panel voltage/current with programmable gain; CAC verifies grid frequency stability; USB/SCI enables remote firmware upgrades and grid-code compliance logging. Use Value: Meets IEEE 1547 anti-islanding requirements via hardware-accelerated zero-crossing detection and real-time harmonic analysis in firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time motor control and digital power applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TCADFB#V0 | 384 KB flash, 32 KB SRAM, same package and peripheral set; no functional reduction except memory size | Lower-cost option for firmware-limited designs (e.g., fixed-function inverters without field-upgrade capability) | Select when application code footprint fits within 384 KB and BOM cost optimization is prioritized over future firmware scalability. |
| R5F563TEDDFB#V0 | Identical memory and analog specs, but omits CAN module; retains USB, SCI, RSPI, and all timers/ADCs | Suitable for non-networked power systems (e.g., standalone DC-DC modules) where CAN bus communication is unnecessary | Choose when CAN is unused - reduces qualification overhead and avoids CAN PHY component cost while preserving all control peripherals. |
Compared with R5F563TEADFB#V0, R5F563TCADFB#V0 trades flash/SRAM capacity for lower unit cost without altering real-time control capability, while R5F563TEDDFB#V0 removes CAN functionality to simplify design and reduce system-level validation effort - both retain identical PWM precision, ADC performance, and DPC acceleration.
Availability
R5F563TEADFB#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, uninterruptible power systems, grid-tied solar inverters, and digital power conversion equipment requiring stable component supply across extended product lifecycles.
Supply support for R5F563TEADFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and enterprise applications.
The RX63T Group - including R5F563TEADFB#V0 - was engineered specifically for high-precision digital power conversion and real-time motor control, integrating hardware accelerators (DPC, MTU3, GPT) and IEC60730 safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEADFB#V0?
The R5F563TEADFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core - a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS and supports memory protection (MPU), fast interrupt response, and ultra-compact code density - all confirmed in Renesas Document R01DS0087EJ0220.
Does the R5F563TEADFB#V0 include CAN interface support?
Yes, the R5F563TEADFB#V0 includes a fully integrated CAN 2.0B module compliant with ISO11898-1, featuring 32 configurable mailboxes, message filtering, and automatic retransmission. This is explicitly stated in Table 1.3 of the datasheet (R01DS0087EJ0220 Rev.2.20) under "Option" as "CAN module included" for part number R5F563TEADFB#V0.
What analog peripherals are integrated into the R5F563TEADFB#V0?
The R5F563TEADFB#V0 integrates two independent 12-bit ADC units (S12ADB) with 4 channels each, a 10-bit 20-channel ADC (ADA), two 10-bit DACs, programmable gain amplifiers (11-step scaling), window comparators, and self-diagnostic functions - all verified in Sections 1.1 and Table 1.2 of R01DS0087EJ0220. Simultaneous sampling across 7 channels is supported.
What package type and pin count does the R5F563TEADFB#V0 use?
The R5F563TEADFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP measuring 20 mm × 20 mm with 0.5 mm pitch. This is documented in Table 1.3 (List of Products) and Page 8 (Package section) of R01DS0087EJ0220 Rev.2.20, confirming mechanical compatibility with standard 144-pin LQFP footprints.
Is the R5F563TEADFB#V0 qualified for IEC60730 safety compliance?
Yes, the R5F563TEADFB#V0 includes hardware features required for Class B IEC60730 compliance: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, self-diagnostic ADC, and register write protection. These are explicitly listed in the "Useful functions for IEC60730 compliance" section (Page 1) of R01DS0087EJ0220.
R5F563TEADFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFB#V0 FAQ
1.How can I place an order for R5F563TEADFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFB#V0 reliable?
The price and inventory of R5F563TEADFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFB#V0?
R5F563TEADFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFB#V0?
For technical support, including R5F563TEADFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFB#V0 requirements.
6.How does Aetrix verify that R5F563TEADFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFB#V0?
All R5F563TEADFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFB#V0 part is unused and in its original packaging.
Return procedure for R5F563TEADFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

