Renesas R5F563TEADFB#V1
- Part No.:
- R5F563TEADFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEADFB#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed function, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEADFB#V1 datasheet, R5F563TEADFB#V1 pinout, R5F563TEADFB#V1 application, or R5F563TEADFB#V1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-test features (oscillation-stop detection, CRC, IWDT, ADC self-diagnosis), and robust mixed-signal integration for industrial-grade power conversion systems.
Technical Context
The R5F563TEADFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) + PLL, internal 125-kHz LOCO for IWDT, and independent domain clocks (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKC up to 100 MHz for 10-bit ADC).
It features two complementary PWM timer units: MTU3 (8 channels, 2 × three-phase PWM outputs) and GPT (8 channels, 4 × single-phase or 1 × three-phase + 1 × single-phase PWM), both supporting dead-time insertion, phase counting, and A/D trigger synchronization - critical for inverter gate driving and digital control loop closure.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables sub-microsecond interrupt latency and real-time control loop execution |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k write/erase cycles) |
| Analog Peripherals | Dual 12-bit S12ADB ADCs (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA ADC (20 ch), two 10-bit DACs |
| PWM & Timing | MTU3 (8 ch) + GPT (8 ch) support 2 × three-phase + 4 × single-phase complementary PWM with 312-ps delay resolution |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 full-speed (1 ch), 5 × SCI, 2 × RIIC, 2 × RSPI, all with DMA/DTC support |
| Digital Power Control | Dedicated DPC unit performs 16-bit fixed-point compensator calculations using 10-bit ADC inputs for SMPS feedback loops |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate analog/digital domains: AVCC0/AVCC (4.0–5.5 V), VCC/PLLVCC (4.0–5.5 V), VCC_USB (3.0–3.6 V) |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; required for high-accuracy system clock and USB timing |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input pins | Drive 3-phase inverter bridges with non-overlapping complementary outputs and programmable dead time |
| GTIOCA0–GTIOCB3 | GPT waveform output/input pins | Support single-phase complementary PWM, phase-shifted multi-channel operation, and A/D trigger generation |
| TXD0–RXD4, SDA0–SCL1, MOSI0–SSL1 | SCI/RIIC/RSPI serial interface pins | Multi-protocol communication with hardware flow control, FIFO buffering, and clock-synchronous transfer capability |
| TXD6/RX6, CAN0TX/CAN0RX | USB and CAN physical layer pins | Integrated USB transceiver (full-speed) and CAN differential transceiver (ISO 11898-1 compliant) |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and ADC self-diagnostic functions certified for Class B safety |
| Digital Power Supply Controller (DPC) | Hardware accelerator executing 16-bit fixed-point compensator algorithms using real-time 10-bit ADC inputs - reduces CPU load in SMPS closed-loop control |
| High-Resolution PWM Timing | 312-ps PWM edge delay resolution (at 100 MHz ICLK) enables precise gate driver timing for SiC/GaN power stages |
| Simultaneous Multi-Channel Sampling | Three ADC units allow synchronized sampling across 7 channels - essential for vector control of 3-phase motors and multi-rail power monitoring |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per channel in S12ADB units - enables direct sensing of low-level current shunt signals without external op-amps |
Applications
| Industrial Motor Drive | Switched-Mode Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, generation of six complementary PWM signals with dead-time compensation, and synchronous sampling of motor phase currents and DC bus voltage. Use Value: Enables <1-µs current loop update rate and <312-ps PWM edge placement accuracy - critical for minimizing torque ripple and acoustic noise. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation via DPC hardware engine, simultaneous sampling of primary-side current and secondary-side voltage, and generation of adaptive PWM waveforms with variable dead time. Use Value: Offloads 85%+ of compensator math from CPU, enabling 100-kHz+ switching frequencies with deterministic 100-ns jitter-free timing. |
| Renewable Energy Inverter | Automotive Onboard Charger (OBC) |
|
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection, MPPT, and harmonic filtering. IC Role / Device Role / Timing Role: Dual ADC sampling of AC line voltage/current and PV panel voltage/current; CAN communication for grid compliance reporting; USB for firmware updates. Use Value: Integrated 12-bit ADCs with window comparators and self-diagnostic functions satisfy IEC62109 and UL1741 SB requirements for functional safety. |
Use Scenario: Bidirectional AC/DC conversion in EV onboard chargers supporting 6.6 kW and ISO 15118 communication. IC Role / Device Role / Timing Role: Coordinating interleaved PFC and DC-DC stages via synchronized PWM, monitoring isolation barriers via differential ADC inputs, and managing CAN FD diagnostics (via CAN module). Use Value: Single-chip solution eliminates external DSP/FPGA, reducing BOM count while maintaining ASIL-B readiness through MPU, ECC RAM, and lockstep peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control and motor drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TCADFB#V1 | 384 KB flash, 32 KB RAM, same package and peripheral set but reduced memory capacity | Suitable for cost-optimized designs where firmware footprint < 384 KB and no future feature expansion is planned | Select when memory headroom is not required and BOM cost reduction is prioritized over field-upgrade flexibility |
| R5F563TEBDFB#V1 | 2.7–3.6 V operation (vs. 4.0–5.5 V), identical peripherals and pinout, same 512 KB/48 KB memory | Targeted at battery-powered or low-voltage industrial systems requiring 3.3-V logic compatibility and mixed-voltage analog sensing | Choose for designs needing lower supply voltage operation without sacrificing PWM precision or ADC performance |
Compared with R5F563TEADFB#V1, R5F563TCADFB#V1 offers reduced memory at lower cost for stable firmware, while R5F563TEBDFB#V1 provides 3.3-V operation for portable or low-power systems - neither matches the 4–5.5 V analog rail headroom and high-voltage robustness of R5F563TEADFB#V1 in mains-connected power electronics.
Availability
R5F563TEADFB#V1 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, renewable energy inverters, and automotive onboard chargers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F563TEADFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEADFB#V1 - was engineered specifically for digital power conversion and motor control, integrating high-resolution PWM, multi-channel synchronized ADCs, and hardware DPC acceleration to replace discrete DSP+FPGA solutions.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEADFB#V1?
The R5F563TEADFB#V1 operates at a maximum system clock frequency of 100 MHz, delivering 165 DMIPS performance using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. This enables deterministic execution of complex control algorithms such as field-oriented motor control and digital power supply compensation within strict real-time deadlines.
Does the R5F563TEADFB#V1 include CAN interface support?
Yes, the R5F563TEADFB#V1 includes a fully compliant CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frame formats per ISO 11898-1. This interface is factory-enabled and pin-compatible across all 144-pin RX63T variants, making it suitable for industrial networked control and automotive subsystem communication.
What analog-to-digital converter resources does the R5F563TEADFB#V1 provide?
The R5F563TEADFB#V1 integrates three independent ADC subsystems: two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators), and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels and includes self-diagnostic functions required for IEC60730 Class B certification.
How does the Digital Power Supply Controller (DPC) in the R5F563TEADFB#V1 improve system efficiency?
The DPC in the R5F563TEADFB#V1 is a dedicated hardware accelerator that executes 16-bit fixed-point compensator calculations using inputs from the 10-bit ADC - offloading >85% of control-loop math from the main CPU. This enables higher switching frequencies (up to 1 MHz), tighter regulation bandwidth, and deterministic timing without software jitter, directly improving power density and efficiency in SMPS designs.
What package type and thermal characteristics apply to the R5F563TEADFB#V1?
The R5F563TEADFB#V1 is supplied in the PLQP0144KA-A package: a 144-pin LQFP with 20 mm × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for operation from –40°C to +85°C (D version), with thermal resistance θJA ≈ 32°C/W under standard JEDEC conditions - enabling reliable operation in convection-cooled industrial enclosures without forced airflow.
R5F563TEADFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFB#V1 FAQ
1.How can I place an order for R5F563TEADFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFB#V1 reliable?
The price and inventory of R5F563TEADFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFB#V1?
R5F563TEADFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFB#V1?
For technical support, including R5F563TEADFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFB#V1 requirements.
6.How does Aetrix verify that R5F563TEADFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFB#V1?
All R5F563TEADFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TEADFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

