Renesas R5F563TEADFP#H1
- Part No.:
- R5F563TEADFP#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TEADFP#H1.pdf
- Description:
- 32BIT MCU RX63T 512K 5V LQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:2,557
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEADFP#H1 from Renesas is a 100-MHz 32-bit RX63T Group microcontroller with integrated FPU, 512 KB on-chip flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware PWM delay control (312 ps resolution) - designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TEADFP#H1 datasheet, R5F563TEADFP#H1 pinout, R5F563TEADFP#H1 application, or R5F563TEADFP#H1 equivalent, this MCU delivers deterministic real-time control with IEC60730-compliant self-diagnostic features, simultaneous multi-channel sampling, and dedicated digital power supply controller (DPC) logic for switched-mode power supply regulation.
Technical Context
The R5F563TEADFP#H1 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. It integrates dual independent A/D subsystems: S12ADB (two 12-bit units, 4 channels × 2, 1 µs conversion at 50 MHz ADCLK) and ADA (one 10-bit unit, 20 channels, 0.5 µs at 100 MHz ADCLK), both supporting software/triggered start and self-diagnostic voltage generation.
Its timing subsystem combines MTU3 (8-channel 16-bit timer with three-phase complementary PWM and phase-counting mode) and GPT (8-channel 16-bit general PWM timer with programmable dead-time insertion and sub-cycle PWM delay down to 312 ps). The DPC unit performs fixed-point compensatory calculations using ADC measurement results - directly targeting digital control loops in SMPS applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC with 5-stage pipeline, 100 MHz max operation, 165 DMIPS performance |
| Memory | 512 KB on-chip flash (no wait states at 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | Two 12-bit ADCs (S12ADB, 4 ch × 2 units, 1 µs @ 50 MHz), one 10-bit ADC (ADA, 20 ch, 0.5 µs @ 100 MHz), two 10-bit DACs |
| PWM & Timing | MTU3: 2 × three-phase complementary PWM + 4 × single-phase complementary PWM; GPT: 8-channel with 312 ps PWM delay resolution |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 full-speed (12 Mbps), 5 × SCI, 2 × I²C, 2 × RSPI, no external bus interface |
| Power & Safety | 3.3 V or 5 V supply (VCC = 4.0–5.5 V), –40°C to +85°C operating range, IEC60730 support via CAC, CRC, IWDT, ADC self-test |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator calculation using real-time ADC inputs |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm, 0.5 mm pitch, exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic (VCC = 4.0–5.5 V), analog reference (AVCC0 = 4.0–5.5 V), separate USB I/O supply (VCC_USB = 3.0–3.6 V) |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for main clock; PLL generates 100 MHz system clock (ICLK) |
| MTU3/GPT PWM pins (e.g., TO0A, TO0B, TO1A, TO1B) | Complementary PWM output | Hardware-generated non-overlapping gate drive signals with automatic dead-time insertion for 3-phase inverter control |
| AN000–AN019 | Analog input channels | 20 dedicated pins for 10-bit ADC (ADA); 8 pins shared with S12ADB for 12-bit conversion (AN000–AN007) |
| TXD0/RXD0, TXD1/RXD1 | SCI serial interface | Asynchronous UART communication; supports LIN protocol on SCId channel (pin 99/100) |
| TXD6/RXD6, TXD7/RXD7 | CAN transceiver interface | Differential CANH/CANL signals routed through internal CAN module (channel 0, enabled per part number) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine using real-time 10-bit ADC measurements for SMPS feedback loop compensation |
| Sub-cycle PWM Delay Control | 312 ps timing resolution on GPT PWM outputs enables precise gate-drive skew adjustment for EMI reduction in high-frequency inverters |
| Simultaneous Multi-ADC Sampling | Three independent ADC units (2 × S12ADB + 1 × ADA) allow synchronized capture across up to 7 channels for current/voltage vector control |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, frequency measurement (CAC), CRC generator, IWDT, and ADC self-diagnostic voltage sources |
| Robust Motor Control Timers | MTU3 provides hardware phase-counting, trigger generation for ADC, and automatic dead-time compensation without CPU intervention |
Applications
| Industrial Inverter Drive | Digital AC/DC SMPS |
|---|---|
Use Scenario: Closed-loop control of 3-phase PMSM/IM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms using FPU, synchronized sampling of phase currents/voltages, and generation of dead-time-protected PWM waveforms. Use Value: Hardware MTU3/GPT timers eliminate CPU overhead for PWM generation and ADC triggering, enabling deterministic 100 kHz control loops. |
Use Scenario: Digital regulation of isolated DC-DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: DPC unit computes PID/compensator outputs from 10-bit ADC voltage/current samples; GPT delivers precise gate timing with sub-nanosecond delay control. Use Value: Integrated DPC and high-resolution PWM delay reduce external component count and improve transient response vs. analog controllers. |
| Solar Microinverter | Uninterruptible Power Supply (UPS) |
Use Scenario: MPPT tracking and grid-synchronized inversion in residential solar systems. IC Role / Device Role / Timing Role: Simultaneous sampling of PV voltage/current and AC line voltage via three ADC units; CAN interface for system-level monitoring and fault reporting. Use Value: Dual 12-bit ADCs with programmable gain amplifiers enable accurate low-current sensing at MPPT operating points. |
Use Scenario: Battery-backed AC output regulation with bidirectional power flow and battery charging management. IC Role / Device Role / Timing Role: Coordinated control of inverter, charger, and bypass relays using MTU3's phase-counting mode and GPT's interlocked PWM outputs. Use Value: Independent watchdog (IWDT) with dedicated LOCO and CRC calculator ensure fail-safe shutdown during brownout or firmware corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TCADFP#V1 | 384 KB flash, 32 KB RAM, same package and peripheral set (CAN, USB, ADCs, DPC) | Lower memory capacity limits complex control algorithms or bootloader size; suitable for cost-sensitive designs with reduced code footprint | Select when application firmware fits within 384 KB and BOM cost optimization is prioritized over future scalability |
| R5F563TEDDFP#V0 | 512 KB flash, 48 KB RAM, identical package - but excludes CAN module | No CAN physical layer or mailbox logic; eliminates CAN-based diagnostics or distributed control in multi-module systems | Choose when USB/SCI/RSPI suffice for host communication and CAN bus integration is unnecessary |
Compared with R5F563TEADFP#H1, R5F563TCADFP#V1 offers lower memory density for cost-constrained deployments, while R5F563TEDDFP#V0 removes CAN functionality - making both alternatives viable only where those specific features are unused, not as drop-in replacements.
Availability
R5F563TEADFP#H1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, solar microinverters, and UPS systems requiring stable component supply across extended product lifecycles.
Supply support for R5F563TEADFP#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TEADFP#H1 - was engineered specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) to replace discrete analog control circuits.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEADFP#H1?
The R5F563TEADFP#H1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RX CPU core with integrated IEEE-754 single-precision floating-point unit. This enables real-time execution of complex motor control and digital power supply algorithms without external co-processors.
Does the R5F563TEADFP#H1 include CAN interface support?
Yes, the R5F563TEADFP#H1 includes a fully compliant ISO11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet under the "CAN module included" option for order part number R5F563TEADFP.
What analog-to-digital converter resources does the R5F563TEADFP#H1 provide?
The R5F563TEADFP#H1 integrates three A/D subsystems: two independent 12-bit S12ADB units (4 channels × 2, with sample-and-hold, programmable gain amplifiers, and window comparators) and one 10-bit ADA unit (20 channels). All support simultaneous sampling triggers and IEC60730 self-diagnostic functions.
What package type and pin count does the R5F563TEADFP#H1 use?
The R5F563TEADFP#H1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 mm × 14 mm with 0.5 mm pitch and an exposed thermal pad. This matches the "100-pin LQFP" designation in Table 1.1 and Table 1.3 of the RX63T datasheet.
Is the R5F563TEADFP#H1 qualified for industrial temperature operation?
Yes, the R5F563TEADFP#H1 is rated for operation from –40°C to +85°C (D version), as specified in Table 1.1 and Table 1.3 of the R01DS0087EJ0220 datasheet. Its 5-V supply configuration (VCC = 4.0–5.5 V) and robust IEC60730 safety features make it suitable for demanding industrial environments.
R5F563TEADFP#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEADFP#H1 FAQ
1.How can I place an order for R5F563TEADFP#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEADFP#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEADFP#H1 reliable?
The price and inventory of R5F563TEADFP#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEADFP#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TEADFP#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEADFP#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEADFP#H1?
R5F563TEADFP#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEADFP#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEADFP#H1?
For technical support, including R5F563TEADFP#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEADFP#H1 requirements.
6.How does Aetrix verify that R5F563TEADFP#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEADFP#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEADFP#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TEADFP#H1?
All R5F563TEADFP#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEADFP#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEADFP#H1 part is unused and in its original packaging.
Return procedure for R5F563TEADFP#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEADFP#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

