My Inquiry
My Account
Renesas R5F563TEAGFA#V1
- Part No.:
- R5F563TEAGFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEAGFA#V1.pdf
- Description:
- 32BIT MCU RX63T 512K LFQFP120 -4
- Quantity:
- Payment:
- Shipping:
Inventory:3,864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEAGFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEAGFA#V1 datasheet, R5F563TEAGFA#V1 pinout, R5F563TEAGFA#V1 application, or R5F563TEAGFA#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, IEC60730-compliant self-diagnostic features (oscillation-stop detection, CRC, IWDT, ADC self-test), and support for -40°C to +85°C industrial operation in 100-pin LQFP package.
Technical Context
The R5F563TEAGFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent frequency-division settings for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), and PCLKD (50 MHz for S12ADB).
It features dual timer subsystems: MTU3 (8-channel 16-bit, three-phase complementary PWM with dead-time auto-generation) and GPT (8-channel 16-bit, supporting phase-shifted three-phase PWM and sub-nanosecond PWM edge delay). The DPC unit executes fixed-point compensator algorithms using real-time 10-bit ADC inputs, while the integrated CAN module supports 32 mailboxes and ISO 11898-1 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (no wait states @100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 1 µs conversion @100 MHz ADCLK) |
| PWM & Timers | MTU3: 2× three-phase complementary PWM outputs; GPT: 4× single-phase or 1× three-phase + 1× single-phase complementary PWM with 312 ps edge delay resolution |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× LIN-capable SCId |
| Power & Safety | 3.3 V or 5 V supply options; -40°C to +85°C operation; IEC60730 support via CAC, IWDT, CRC, ADC self-test, oscillation-stop detection |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for real-time compensator calculation using 10-bit ADC inputs |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power / ground | 3.3 V or 5 V main supply; separate AVCC/AVSS for analog domains ensures noise isolation for ADC/DAC |
| MTIOC0A–MTIOC3B | MTU3 waveform output | Drive 3-phase inverter legs with non-overlapping complementary PWM; POE3 enables hardware fault shutdown |
| ADTRG0–ADTRG3 | ADC trigger input | Synchronize A/D conversion start with PWM zero-crossing or timer events for precise current sensing |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART communication for host debugging, parameter upload, or firmware updates |
| TXD12/RXD12 | SCId LIN interface | Supports LIN 2.2 protocol for automotive body electronics or distributed power node communication |
| TXD3/RXD3 | SCI3 CAN physical layer interface | Connects to external CAN transceiver (e.g., TJA1042) for robust industrial bus communication |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 physical interface | Full-speed device mode only; enables field firmware update without JTAG debugger |
| RESET, RES# | Reset input | Active-low asynchronous reset with internal pull-up; compatible with external reset supervisors (e.g., MAX809) |
Key Features
| Feature | Design Value |
|---|---|
| Hardware DPC Accelerator | Executes digital compensator algorithms (PID, lead-lag) in fixed-point arithmetic using real-time 10-bit ADC inputs - offloads CPU and guarantees deterministic loop timing |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units coordinate to capture voltage, current, and temperature across 7 channels in one cycle - essential for vector-controlled motor drives |
| Sub-Nanosecond PWM Edge Delay | GPT supports 312 ps PWM edge timing resolution at 100 MHz, enabling precise dead-time compensation and gate driver skew correction |
| IEC60730 Class B Compliance Support | Integrated CAC (clock accuracy measurement), IWDT, CRC calculator, ADC self-diagnostic, and oscillation-stop detection reduce external safety component count |
| Flexible Clock Domain Partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz for timers), PCLKD (50 MHz for ADC), and FCLK (50 MHz for flash) enable optimal power/performance trade-offs per subsystem |
Applications
| Industrial Motor Inverter | Server PSU Digital Controller |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, generation of synchronized 3-phase PWM with dead-time, and simultaneous sampling of phase currents and DC-link voltage. Use Value: MTU3's hardware-complementary PWM and GPT's 312-ps edge delay eliminate CPU overhead and ensure <100 ns timing jitter - critical for low-acoustic-noise motor operation. |
Use Scenario: Digital control of multi-phase interleaved LLC resonant converters in 1U/2U server power supplies. IC Role / Device Role / Timing Role: Running adaptive PID compensators via DPC unit, monitoring rail voltages/currents with simultaneous 7-channel ADC, and communicating fault status over CAN bus. Use Value: Integrated DPC unit computes compensator outputs in ≤2 µs using 10-bit ADC results - enabling >100 kHz control loop bandwidth without external DSP. |
| Uninterruptible Power Supply (UPS) | EV Onboard Charger (OBC) Auxiliary Controller |
|
Use Scenario: Bidirectional AC/DC and DC/AC conversion in line-interactive UPS systems with battery backup and harmonic mitigation. IC Role / Device Role / Timing Role: Coordinating grid-synchronized PWM, managing battery charge/discharge profiles, and executing IEC60730 safety checks during transfer switching. Use Value: Dual 12-bit ADCs with PGA amplify low-level shunt signals (±50 mV) to full-scale range, while CRC and IWDT meet Class B functional safety requirements without external monitors. |
Use Scenario: Secondary-side control of isolated DC/DC converters and auxiliary power rails in 6.6 kW OBC modules. IC Role / Device Role / Timing Role: Monitoring isolated secondary voltages/currents, regulating auxiliary 12 V/5 V rails, and reporting thermal/fault status to primary MCU via SCI or CAN. Use Value: 100-pin package provides dedicated GPIO for opto-isolator interfaces and hardware fault signaling - eliminating need for external level shifters or glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | Same 100-pin LQFP package, identical peripherals, but rated for -40°C to +105°C (G version) and includes CAN module | Required for automotive under-hood or high-temp industrial environments where extended temperature operation is mandatory | Select R5F563TEADFP#V1 when operating ambient exceeds +85°C or CAN bus integration is required for system diagnostics |
| R5F563TCBDFP#V1 | 384 KB flash, 32 KB RAM, same package and peripheral set, but lacks DPC unit and 12-bit ADC second unit | Suitable for cost-sensitive motor control where full 512 KB code space and dual 12-bit ADCs are unnecessary | Choose R5F563TCBDFP#V1 for simplified digital power designs without complex compensator math or redundant ADC redundancy |
Compared with R5F563TEAGFA#V1, R5F563TEADFP#V1 adds extended temperature and CAN support at no pinout or software change, while R5F563TCBDFP#V1 reduces memory and removes DPC/second ADC - offering lower BOM cost where those features are unused.
Availability
R5F563TEAGFA#V1 is available at Aetrix Electronics and suitable for industrial motor inverters, server PSUs, uninterruptible power supplies, and EV onboard charger auxiliary controllers requiring stable component supply and long-term production continuity.
Supply support for R5F563TEAGFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group - including R5F563TEAGFA#V1 - was designed specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) to replace discrete DSP + FPGA implementations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEAGFA#V1?
The R5F563TEAGFA#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core with single-precision IEEE-754 floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic real-time execution critical for digital power and motor control loops - verified in the R01DS0087EJ0220 datasheet Rev. 2.20.
Does the R5F563TEAGFA#V1 include a CAN interface?
No, the R5F563TEAGFA#V1 does not include an integrated CAN module. Per Table 1.3 in the R01DS0087EJ0220 datasheet, CAN is only present in part numbers ending in "AD", "BD", or "CD" (e.g., R5F563TEADFP#V1), whereas "AG" suffix indicates CAN omission. This variant retains USB, SCI, RSPI, and I2C for alternative communication needs.
What ADC resources are available on the R5F563TEAGFA#V1?
The R5F563TEAGFA#V1 integrates two 12-bit S12ADB units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators per unit) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK). Simultaneous sampling across 7 channels is supported - confirmed in Section 1.1 and Table 1.2 of the R01DS0087EJ0220 datasheet.
Is the R5F563TEAGFA#V1 qualified for IEC60730 Class B compliance?
Yes, the R5F563TEAGFA#V1 includes hardware features required for IEC60730 Class B: oscillation-stop detection, clock accuracy measurement circuit (CAC), independent watchdog timer (IWDT), CRC calculator, and ADC self-diagnostic function. These are documented in the "Useful functions for IEC60730 compliance" section (page 1) and Section 1.1 of the R01DS0087EJ0220 datasheet.
What package type and pin count does the R5F563TEAGFA#V1 use?
The R5F563TEAGFA#V1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 × 14 mm with 0.5 mm pitch. This is explicitly listed in Table 1.3 (page 10) and Package section (page 8) of the R01DS0087EJ0220 datasheet, and matches the "AG" prefix designation for 100-pin variants without CAN.
R5F563TEAGFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEAGFA#V1 FAQ
1.How can I place an order for R5F563TEAGFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEAGFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEAGFA#V1 reliable?
The price and inventory of R5F563TEAGFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEAGFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEAGFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEAGFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEAGFA#V1?
R5F563TEAGFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEAGFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEAGFA#V1?
For technical support, including R5F563TEAGFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEAGFA#V1 requirements.
6.How does Aetrix verify that R5F563TEAGFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEAGFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEAGFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEAGFA#V1?
All R5F563TEAGFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEAGFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEAGFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TEAGFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEAGFA#V1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
